 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
25LC040AX-I/ST Datasheet(PDF) 11 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
25LC040AX-I/ST Datasheet(HTML) 11 Page - Microchip Technology |
|
|
11 / 30 page  © 2009 Microchip Technology Inc. DS21827F-page 11 25AA040A/25LC040A 2.6 Write Status Register Instruction (WRSR) The Write Status Register instruction (WRSR) allows the user to write to the nonvolatile bits in the STATUS regis- ter as shown in Table 2-2. See Figure 2-7 for the WRSR timing sequence. Four levels of protection for the array are selectable by writing to the appropriate bits in the STATUS register. The user has the ability to write-protect none, one, two or all four of the segments of the array as shown in Table 2-3. TABLE 2-3: ARRAY PROTECTION FIGURE 2-7: WRITE STATUS REGISTER TIMING SEQUENCE (WRSR) BP1 BP0 Array Addresses Write-Protected 00 none 01 upper 1/4 (180h-1FFh) 10 upper 1/2 (100h-1FFh) 11 all (000h-1FFh) SO SI CS 9 1011 12131415 01 0 0 0 0 00 76 5 4 21 0 Instruction Data to STATUS Register High-impedance SCK 0 2 34 56 7 1 8 3 Note: An internal write cycle (TWC) is initiated on the rising edge of CS after a valid write STATUS register sequence. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
