MPC8548CVTAQJ datasheet(62/144 Pages) FREESCALE

62 / 144 page

MPC8548E PowerQUICC™ III Integrated Processor Hardware Specifications, Rev. 6

Freescale Semiconductor

High-Speed Serial Interfaces (HSSI)

Figure 38. Differential Voltage Definitions for Transmitter or Receiver

To illustrate these definitions using real values, consider the case of a CML (current mode logic)

transmitter that has a common mode voltage of 2.25 V and each of its outputs, TD and TD, has a swing

that goes between 2.5 and 2.0 V. Using these values, the peak-to-peak voltage swing of each signal (TD or

TD) is 500 mVp-p, which is referred as the single-ended swing for each signal. In this example, since the

differential signaling environment is fully symmetrical, the transmitter output’s differential swing (VOD)

has the same amplitude as each signal’s single-ended swing. The differential output signal ranges between

500 and –500 mV, in other words, VOD is 500 mV in one phase and –500 mV in the other phase. The peak

differential voltage (VDIFFp) is 500 mV. The peak-to-peak differential voltage (VDIFFp-p) is 1000 mVp-p.

15.2

SerDes Reference Clocks

The SerDes reference clock inputs are applied to an internal PLL whose output creates the clock used by

the corresponding SerDes lanes. The SerDes reference clocks inputs are SD_REF_CLK and

SD_REF_CLK for PCI Express and serial RapidIO.

The following sections describe the SerDes reference clock requirements and some application

information.

15.2.1

SerDes Reference Clock Receiver Characteristics

Figure 39 shows a receiver reference diagram of the SerDes reference clocks.

•

The supply voltage requirements for XVDD_SRDS2 are specified in Table 1 and Table 2.

•

SerDes Reference clock receiver reference circuit structure:

— The SD_REF_CLK and SD_REF_CLK are internally AC-coupled differential inputs as shown

in Figure 39. Each differential clock input (SD_REF_CLK or SD_REF_CLK) has a 50-

termination to SGND_SRDSn (xcorevss) followed by on-chip AC-coupling.

— The external reference clock driver must be able to drive this termination.

— The SerDes reference clock input can be either differential or single-ended. Refer to the

differential mode and single-ended mode description below for further detailed requirements.

Differential Swing, VID or VOD = A – B

A Volts

B Volts

SD_TX or

SD_RX

SD_TX or

SD_RX

Differential Peak Voltage, VDIFFp = |A – B|

Differential Peak-Peak Voltage, VDIFFpp = 2*VDIFFp (not shown)

Vcm = (A + B)/2

MPC8548CVTAQJ Datasheet(PDF) 62 Page - Freescale Semiconductor, Inc

MPC8548CVTAQJ Datasheet(HTML) 62 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL