P89LPC9151FDH datasheet(44/91 Pages) NXP

44 / 91 page

P89LPC9151_61_71_2

Product data sheet

Rev. 02 — 9 February 2010

44 of 91

NXP Semiconductors

P89LPC9151/9161/9171

8-bit microcontroller with 8-bit ADC

7.15 I/O ports

The P89LPC9151 has two I/O ports: Port 0 and Port 1. Ports 0 and 1 are both 6-bit ports.

The P89LPC9161/9171 has three I/O ports: Port 0, Port 1 and Port 2. Ports 0 is 5-bit ports

in the P89LPC9161 and 7-bit ports in the P89LPC9171, Port 1 is 5-bit ports in the

P89LPC9161 and 6-bit ports in the P89LPC9171, Port 2 is 4-bit ports in the P89LPC9161

and 1-bit port in the P89LPC9171. The exact number of I/O pins available depends upon

the clock and reset options chosen, as shown in Table 13 and Table 14

[1]

Required for operation above 12 MHz.

[1]

Required for operation above 12 MHz.

7.15.1 Port configurations

All but three I/O port pins on the P89LPC9151/9161/9171 may be configured by software

to one of four types on a bit-by-bit basis. These are: quasi-bidirectional (standard 80C51

port outputs), push-pull, open drain, and input-only. Two configuration registers for each

port select the output type for each port pin.

1. P1.5 (RST) can only be an input and cannot be configured.

2. P1.2 (SCL/T0) and P1.3 (SDA/INT0) may only be configured to be either input-only or

open-drain.

7.15.1.1

Quasi-bidirectional output configuration

Quasi-bidirectional output type can be used as both an input and output without the need

to reconfigure the port. This is possible because when the port outputs a logic HIGH, it is

weakly driven, allowing an external device to pull the pin LOW. When the pin is driven

Table 13.

Number of I/O pins available (P89LPC9151)

Clock source

Reset option

Number of I/O

pins (14-pin

package)

RC oscillator or watchdog

oscillator

No external reset (except during

power-up)

External RST pin supported

External clock input

No external reset (except during

power-up)

External RST pin supported[1]

Table 14.

Number of I/O pins available (P89LPC9161 and P89LPC9171)

Clock source

Reset option

Number of I/O

pins (16-pin

package)

RC oscillator or watchdog

oscillator

No external reset (except during

power-up)

External RST pin supported

External clock input

No external reset (except during

power-up)

External RST pin supported[1]

P89LPC9151FDH Datasheet(PDF) 44 Page - NXP Semiconductors

P89LPC9151FDH Datasheet(HTML) 44 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

Datasheet Download

Link URL