PixArt Imaging Inc.

PAC207BCA

Single-Chip CIF CMOS Image sensor with USB

All rights strictly reserved any portion in this paper shall not be reproduced, copied or transformed to any other forms without permission.

4

V1.3, June. 2004

4. PIN ASSIGNMENT

Pin No.

Name

Type

Description

1

VSSA

GND

Analog GND

2

VRB

Bypass

Analog voltage reference

3

VCM

Bypass

Analog voltage reference

4

VRT

Bypass

Analog voltage reference

5

Vdday2

PWR

Sensor Readout power

6

Vdday1

PWR

Sensor reset power

7

VSSAY

GND

Sensor GND

8

EPR_DO

I

Data output of EEPROM; (IO Trap pin for PID4)

9

EPR_SK

O

Serial clock for EEPROM; (IO Trap pin for PID3)

10

EPR_DI

O

Data input of EEPROM; (IO Trap pin for PID1)

11

PID0

I

(IO Trap pin for PID0)

12

LED

O

LED driver; (IO Trap pin for max power select, 0/1: 500mA/100mA)

13

Xtal0

I

Bios selection of crystal oscillator circuit

14

EPR_EnH

I

Enable signal of EEPROM

15

IOTrap_EnL

I

I/O trap enable signal (0: enable, 1: disable)

16

EPR_CS

O

Chip select of EEPROM; (IO Trap pin for PID2)

17

VSSA

GND

Analog ground

18

VDDM

PWR

Main power, (5V when on-chip regulator enable)

19

VDD2P5

Bypass

Power for core logic, 2.5V

20

KEY#

I

Snapshot control signal (Active Low)

21

Test_EnH

I

Test mode enable, “1” to enable

22

RST#

I

RST_ when P-cam power-up

23

VSSQ

GND

Ground for I/O and PHY

24

DN

Bi-

DN for USB1.1 PHY

25

VDDQ

PWR

Power for I/O and PHY

26

DP

Bi-

DP for USB1.1 PHY

27

XIN

CLK

Crystal IN

28

XOUT

CLK

Crystal OUT

29

VDDP

PWR

Analog power for PLL, bypass when internal regulator enable.

30

VDDD

PWR

Logic power for mixed-mode circuit, bypass when internal regulator

31

VDDA

PWR

Analog power for AD/DA/PGA, bypass when internal regulator enable

32

VDDM

PWR

Main power, (5V when on-chip regulator enable)