Copyright
©2009, KT Micro, Inc.
13
KT0803K
Chip Enable and Mode Control
There is one external pin SW (Pin 8) to enable the chip. The definition is shown below.
Table 5: Pin SW
Input
SW
Chip Mode
IOVDD
Clock Source
0
Power off
N/A
N/A
1
Power On
1.6~3.6V
External crystal or clock
Mute
The FM transmitter can be muted by setting Register MUTE to “1” through I2C programming.
Silence Detection
Bit name
Register location
Description
SLNCDIS
Reg 0x12[7]
Setting to 0 to enable the silence detection
SLNCTIME[2:0]
Reg 0x14[7:5]
silence detection time window
SLNCTHL[2:0]
Reg 0x12[6:4]
Low threshold voltage of input signal for silence detection
SLNCTHH[2:0]
Reg 0x12[3:1]
High threshold voltage of input signal for silence detection
SLNCCNTTHL[2:0]
Reg 0x14[4:2]
# of time when the input signal amplitude is lower than
SLNCTHL
SLNCCNTTHH[2:0]
Reg 0x16[2:1]
# of time when the input signal amplitude is higher than
SLNCTHH
SLNCID
Reg 0x0F[2]
(Read only) Set to 1 when silence is detected.
The silence detection scheme is enabled by setting SLNCDIS to 0.
During the time defined by SLNTIME[2:0], the chip will be muted when the number of time when the
input amplitude is higher than the voltage defined by SLNCTHL[2:0] is lower than SLNCCNTTHL[2:0].
The SLNCID bit is set to 0.
When the input signal amplitude is higher than the voltage defined by SLNCTHH[2:0] and the number of
time when that happens is more than SLNCCNTTHH[2:0], the chip exits from the mute status and the
SLNCID is cleared to 0.
Reset
The global reset is issued after the RSTB pin set to “0” or automatic on-chip power-on reset. After a global
reset, all registers are reset to the default value.
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
