P89LPC9402 datasheet(2/60 Pages) NXP

2 / 60 page

P89LPC9402_1

Product data sheet

Rev. 01 — 22 April 2009

2 of 60

NXP Semiconductors

P89LPC9402

8-bit microcontroller with accelerated two-clock 80C51 core

I Serial ﬂash In-Circuit Programming (ICP) allows simple production coding with

commercial EPROM programmers. Flash security bits prevent reading of sensitive

application programs.

I Serial ﬂash In-System Programming (ISP) allows coding while the device is mounted

in the end application.

I In-Application Programming (IAP) of the ﬂash code memory. This allows changing the

code in a running application.

I Watchdog timer with separate on-chip oscillator, nominal 400 kHz, calibrated to ±5%,

requiring no external components. The watchdog prescaler is selectable from

eight values.

I High-accuracy internal RC oscillator option, with clock doubler option, allows operation

without external oscillator components. The RC oscillator option is selectable and ﬁne

tunable.

I Switching on the ﬂy among internal RC oscillator, watchdog oscillator, external clock

source provides optimal support of minimal power active mode with fast switching to

maximum performance.

I Idle and two different power-down reduced power modes. Improved wake-up from

Power-down mode (a LOW interrupt input starts execution). Typical power-down

current is 1

µA (total power-down with voltage comparators disabled).

I Active-LOW reset. On-chip power-on reset allows operation without external reset

components. A software reset function is also available.

I Conﬁgurable on-chip oscillator with frequency range options selected by user

programmed ﬂash conﬁguration bits. Oscillator options support frequencies from

20 kHz to the maximum operating frequency of 18 MHz.

I Oscillator fail detect. The watchdog timer has a separate fully on-chip oscillator

allowing it to perform an oscillator fail detect function.

I Programmable port output conﬁguration options: quasi-bidirectional, open-drain,

push-pull, input-only.

I High current sourcing/sinking (20 mA) on eight I/O pins (P0.3 to P0.7, P1.4, P1.6,

P1.7). All other port pins have high sinking capability (20 mA). A maximum limit is

speciﬁed for the entire chip.

I Port ‘input pattern match’ detect. Port 0 may generate an interrupt when the value of

the pins match or do not match a programmable pattern.

I Controlled slew rate port outputs to reduce EMI. Outputs have approximately 10 ns

minimum ramp times.

I Only power and ground connections are required to operate the P89LPC9402 when

internal reset option is selected.

I Four interrupt priority levels.

I Eight keypad interrupt inputs, plus two additional external interrupt inputs.

I Schmitt trigger port inputs.

I Second data pointer.

I Emulation support.

I LED drive capability (20 mA) on all port pins. A maximum limit is speciﬁed for the

entire chip.

P89LPC9402 Datasheet(PDF) 2 Page - NXP Semiconductors

P89LPC9402 Datasheet(HTML) 2 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Datasheet Download

Link URL