Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

DSP56303 Datasheet(PDF) 33 Page - Freescale Semiconductor, Inc

Part # DSP56303
Description  24-Bit Digital Signal Processor
PDF  108 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

DSP56303 Datasheet(HTML) 33 Page - Freescale Semiconductor, Inc

Back Button DSP56303 Datasheet HTML 29Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 30Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 31Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 32Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 33Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 34Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 35Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 36Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 37Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 108 page
background image
AC Electrical Characteristics
DSP56303 Technical Data, Rev. 11
Freescale Semiconductor
2-13
111
WR deassertion to data high impedance
—
0.25
× TC + 0.2
[1
≤WS ≤3]
1.25
× TC + 0.2
[4
≤WS ≤7]
2.25
× TC + 0.2
[WS > 8]
—
—
—
2.7
12.7
22.7
ns
ns
ns
112
Previous RD deassertion to data active (write)
—
1.25
× TC – 4.0
[1
≤WS ≤3]
2.25
× TC – 4.0
[4
≤WS ≤7]
3.25
× T
C – 4.0
[WS > 8]
8.5
18.5
28.5
—
—
—
ns
ns
ns
113
RD deassertion time
—
0.75
× T
C −4.0
[1
≤WS ≤3]
1.75
× TC −4.0
[4
≤WS ≤7]
2.75
× TC −4.0
[WS
≥ 8]
3.5
13.5
23.5
—
—
—
ns
ns
ns
114
WR deassertion time
—
0.5
× TC −4.0
[WS = 1]
TC −4.0
[2
≤WS ≤3]
2.5
× TC −4.0
[4
≤WS ≤7]
3.5
× TC −4.0
[WS
≥ 8]
1.0
6.0
21.0
31.0
—
—
—
—
ns
ns
ns
ns
115
Address valid to RD assertion
—
0.5
× TC −4.0
1.0
—
ns
116
RD assertion pulse width
—
(WS + 0.25)
× T
C −4.0
8.5
—
ns
117
RD deassertion to address not valid
—
0.25
× TC −2.0
[1
≤WS ≤3]
1.25
× TC −2.0
[4
≤WS ≤7]
2.25
× T
C −2.0
[WS
≥ 8]
0.5
10.5
20.5
—
—
—
ns
ns
ns
118
TA setup before RD or WR deassertion4
—0.25
× T
C + 2.0
4.5
—
ns
119
TA hold after RD or WR deassertion
—
—
0
—
ns
Notes:
1.
WS is the number of wait states specified in the BCR. An expression is used to compute the number listed as the minimum or
maximum value, as appropriate.
2.
Timings 100, 107 are guaranteed by design, not tested.
3.
All timings for 100 MHz are measured from 0.5
× Vcc to 0.5 × Vcc.
4.
Timing 118 is relative to the deassertion edge of RD or WR even if TA remains asserted.
5.
VCC = 3.3 V ± 0.3 V; TJ = –40°C to +100°C, CL = 50 pF
Table 2-8.
SRAM Read and Write Accesses (Continued)
No.
Characteristics
Symbol
Expression1
100 MHz
Unit
Min
Max



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com