MAC7200 datasheet(131/976 Pages) FREESCALE

131 / 976 page

Detailed Signal Descriptions

MAC7200 Microcontroller Family Reference Manual, Rev. 2

Freescale Semiconductor

4.3.68

PG[9] — PORT G I/O Pin

PG[9] is a configurable general purpose input or output pin. The pin can be configured to provide either

high or reduced output drive, and also to enable or disable either a pull-up or pull-down resistors on the

pin. It can be configured to wake the system out of low-power mode (DOZE) when an external signal is

applied using the interrupt functionality.

4.3.69

PG[10] — PORT G I/O Pin

PG[10] is a configurable general purpose input or output pin. The pin can be configured to provide either

high or reduced output drive, and also to enable or disable either a pull-up or pull-down resistors on the

pin. It can be configured to wake the system out of low-power mode (DOZE) when an external signal is

applied using the interrupt functionality.

4.3.70

PG[11] — PORT G I/O Pin

PG[8] is a configurable general purpose input or output pin. The pin can be configured to provide either

high or reduced output drive, and also to enable or disable either a pull-up or pull-down resistors on the

pin. It can be configured to wake the system out of low-power mode (DOZE) when an external signal is

applied using the interrupt functionality.

4.3.71

PG[12] / PCS[4] — Port G I/O Pin and DSPI_A

PG[12] is a configurable general purpose input or output pin. It can be configured to provide either high

or reduced output drives, to enable or disable either a pull-up or pull-down resistors on the pin or to provide

either an open drain or push-pull pad. The pins can be configured as a chip select pin PCS[4] when in

Master mode for the Serial Peripheral Interface A (DSPI_A). It can be configured to wake the system out

of low-power mode (DOZE) when an external signal is applied using the interrupt functionality.

4.3.72

PG[13] / PCS[3] — Port G I/O Pin and DSPI_A

PG[13] is a configurable general purpose input or output pin. It can be configured to provide either high

or reduced output drives, to enable or disable either a pull-up or pull-down resistors on the pin or to provide

either an open drain or push-pull pad. The pins can be configured as a chip select pin PCS[3] when in

Master mode for the Serial Peripheral Interface A (DSPI_A). It can be configured to wake the system out

of low-power mode (DOZE) when an external signal is applied using the interrupt functionality.

4.3.73

PG[14] / PCS[4] — Port G I/O Pin and DSPI_B

PG[14] is a configurable general purpose input or output pin. It can be configured to provide either high

or reduced output drives, to enable or disable either a pull-up or pull-down resistors on the pin or to provide

either an open drain or push-pull pad. The pins can be configured as a chip select pin PCS[4] when in

Master mode for the Serial Peripheral Interface B (DSPI_B). It can be configured to wake the system out

of low-power mode (DOZE) when an external signal is applied using the interrupt functionality.

MAC7200 Datasheet(PDF) 131 Page - Freescale Semiconductor, Inc

MAC7200 Datasheet(HTML) 131 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL