BQ76PL536PAP datasheet(2/58 Pages) TI

2 / 58 page

DRDY

FAULT

ALERT

SPI

PACK-

PACK+

GPAI

GPIO

AUX

REG50

SPI

(North)

CONV

CBx (6)

CONTROL (North)

bq76PL536

CELL_1

CELL_6

GPAI

GPIO

AUX

SPI

(North)

CBx (6)

CONTROL (North)

bq76PL536

CELL_1

CELL_6

TONEXTDEVICE

CONTROL (South)

SPI

(South)

SouthInterface

(notusedonbottomdevice)

bq76PL536

SLUSA08A – DECEMBER 2009 – REVISED JULY 2010

www.ti.com

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam

during storage or handling to prevent electrostatic damage to the MOS gates.

DESCRIPTION (CONTINUED)

The host microcontroller controls cell balancing of individual cells by setting the registers (via SPI) which control

the appropriate CBx outputs. These outputs can be turned off via the same control, or automatically by the

internal programmable safety timer. The balancing bypass current is set via an external series resistor and FET.

TYPICAL IMPLEMENTATION

Figure 1. Simplified System Connection

PIN DETAILS

PIN FUNCTIONS

TYPE(1)

DESCRIPTION

NO.

NAME

VC6

Sense voltage input terminal for the positive terminal of the sixth cell

CB6

Cell-balance control output

VC5

Sense voltage input terminal for the positive terminal of the fifth cell

CB5

Cell-balance control output

VC4

Sense voltage input terminal for the positive terminal of the fourth cell

CB4

Cell-balance control output

(1)

Key: I = digital input, AI = analog input, O = digital output, OD = open-drain output, T = 3-state output, P = power.

Submit Documentation Feedback

Product Folder Link(s) :bq76PL536

BQ76PL536PAP Datasheet(PDF) 2 Page - Texas Instruments

BQ76PL536PAP Datasheet(HTML) 2 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

Datasheet Download

Link URL