Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PCF8531 Datasheet(PDF) 28 Page - NXP Semiconductors

Part # PCF8531
Description  34 x 128 pixel matrix driver
PDF  51 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCF8531 Datasheet(HTML) 28 Page - NXP Semiconductors

Back Button PCF8531 Datasheet HTML 24Page - NXP Semiconductors PCF8531 Datasheet HTML 25Page - NXP Semiconductors PCF8531 Datasheet HTML 26Page - NXP Semiconductors PCF8531 Datasheet HTML 27Page - NXP Semiconductors PCF8531 Datasheet HTML 28Page - NXP Semiconductors PCF8531 Datasheet HTML 29Page - NXP Semiconductors PCF8531 Datasheet HTML 30Page - NXP Semiconductors PCF8531 Datasheet HTML 31Page - NXP Semiconductors PCF8531 Datasheet HTML 32Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 51 page
background image
PCF8531
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 05 — 10 August 2010
28 of 51
NXP Semiconductors
PCF8531
34 x 128 pixel matrix driver
10. I2C-bus interface
10.1 Characteristics of the I2C-bus
The I2C-bus is for bidirectional, two-line communication between different ICs or modules.
The two lines are a Serial DAta line (SDA) and a Serial Clock Line (SCL). Both lines must
be connected to a positive supply via a pull-up resistor. Data transfer may be initiated only
when the bus is not busy.
10.1.1 Bit transfer
One data bit is transferred during each clock pulse. The data on the SDA line must remain
stable during the HIGH period of the clock pulse as changes in the data line at this time
will be interpreted as a control signal (see Figure 14).
10.1.2 START and STOP conditions
Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW
transition of the data line, while the clock is HIGH is defined as the START condition (S).
A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP
condition (P). The START and STOP conditions are shown in Figure 15.
10.1.3 System configuration
The system configuration is shown in Figure 16.
• Transmitter: the device that sends the data to the bus
• Receiver: the device that receives the data from the bus
• Master: the device that initiates a transfer, generates clock signals and terminates a
transfer
• Slave: the device addressed by a master
Fig 14. Bit transfer
mbc621
data line
stable;
data valid
change
of data
allowed
SDA
SCL
Fig 15. Definition of START and STOP conditions
mbc622
SDA
SCL
P
STOP condition
SDA
SCL
S
START condition



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com