IXP45X datasheet(138/148 Pages) INTEL

138 / 148 page

Intel® IXP45X and Intel® IXP46X Product Line of Network Processors—Datasheet

Intel® IXP45X and Intel® IXP46X Product Line of Network Processors

Datasheet

August 2006

138

Document Number: 306261-004US

5.6.2.7.3

Using I/O Wait

The EX_IOWAIT_N signal is available to be shared by devices attached to chip selects 0

through 7, when configured in Intel or Motorola modes of operation. The main purpose

of this signal is to properly communicate with slower devices requiring more time to

respond during data access. During idle cycles, the board is responsible for ensuring

that EX_IOWAIT_N is pulled-up. The Expansion bus controller will always ignore

EX_IOWAIT_N for synchronous Intel mode writes.

For details, see the Intel® IXP45X and Intel® IXP46X Product Line of Network

Processors Developer’s Manual, in the Expansion Bus Controller chapter’s “Using I/O

Wait” section.

Figure 42.

I/O Wait Normal Phase Timing

Note:

Notice that the access is an Intel-style simplex read access. The data strobe phase is set to a value to last

three clock cycles. The data is returned from the peripheral device prior to the three clocks and the

peripheral device de-asserts EX_IOWAIT_N. The data strobe phase terminates after two clocks even though

the strobe phase was configured to pulse for three clocks.

EX_CLK

EX_CS_N[0]

EX_ADDR[23:0]

EX_RD_N

EX_DATA[15:0]

Valid Data

Valid Address

1 Cycle

3 Cycles

1 Cycle

T1=0 h

T2=0 h

T3=2h or 1h or 0h

T4=0 h

T5=0 h

EX_IOWAIT_N

B5242-01

1 Cycle

2 Cycles

IXP45X Datasheet(PDF) 138 Page - Intel Corporation

IXP45X Datasheet(HTML) 138 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL