Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MCF5213 Datasheet(PDF) 39 Page - Freescale Semiconductor, Inc

Part # MCF5213
Description  MCF5213 ColdFire Microcontroller
PDF  54 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MCF5213 Datasheet(HTML) 39 Page - Freescale Semiconductor, Inc

Back Button MCF5213 Datasheet HTML 35Page - Freescale Semiconductor, Inc MCF5213 Datasheet HTML 36Page - Freescale Semiconductor, Inc MCF5213 Datasheet HTML 37Page - Freescale Semiconductor, Inc MCF5213 Datasheet HTML 38Page - Freescale Semiconductor, Inc MCF5213 Datasheet HTML 39Page - Freescale Semiconductor, Inc MCF5213 Datasheet HTML 40Page - Freescale Semiconductor, Inc MCF5213 Datasheet HTML 41Page - Freescale Semiconductor, Inc MCF5213 Datasheet HTML 42Page - Freescale Semiconductor, Inc MCF5213 Datasheet HTML 43Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 54 page
background image
Electrical Characteristics
MCF5213 ColdFire Microcontroller, Rev. 4
Freescale Semiconductor
39
Figure 9. QSPI Timing
2.16
JTAG and Boundary Scan Timing
Table 37. JTAG and Boundary Scan Timing
Num
Characteristics1
1 JTAG_EN is expected to be a static signal. Hence, it is not associated with any timing.
Symbol
Min
Max
Unit
J1
TCLK frequency of operation
fJCYC
DC
1/4
fsys/2
J2
TCLK cycle period
tJCYC
4
× t
CYC
—ns
J3
TCLK clock pulse width
tJCW
26
—
ns
J4
TCLK rise and fall times
tJCRF
03
ns
J5
Boundary scan input data setup time to TCLK rise
tBSDST
4—
ns
J6
Boundary scan input data hold time after TCLK rise
tBSDHT
26
—
ns
J7
TCLK low to boundary scan output data valid
tBSDV
033
ns
J8
TCLK low to boundary scan output high Z
tBSDZ
033
ns
J9
TMS, TDI input data setup time to TCLK rise
tTAPBST
4—
ns
J10
TMS, TDI Input data hold time after TCLK rise
tTAPBHT
10
—
ns
J11
TCLK low to TDO data valid
tTDODV
026
ns
J12
TCLK low to TDO high Z
tTDODZ
08
ns
J13
TRST assert time
tTRSTAT
100
—
ns
J14
TRST setup time (negation) to TCLK high
tTRSTST
10
—
ns
QSPI_CS[3:0]
QSPI_CLK
QSPI_DOUT
QS5
QS1
QSPI_DIN
QS3
QS4
QS2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com