Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PPC8567EVTAQGGA Datasheet(PDF) 18 Page - Freescale Semiconductor, Inc

Part # PPC8567EVTAQGGA
Description  MPC8568E/MPC8567E PowerQUICC III Integrated Processor Hardware Specifications
PDF  139 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

PPC8567EVTAQGGA Datasheet(HTML) 18 Page - Freescale Semiconductor, Inc

Back Button PPC8567EVTAQGGA Datasheet HTML 14Page - Freescale Semiconductor, Inc PPC8567EVTAQGGA Datasheet HTML 15Page - Freescale Semiconductor, Inc PPC8567EVTAQGGA Datasheet HTML 16Page - Freescale Semiconductor, Inc PPC8567EVTAQGGA Datasheet HTML 17Page - Freescale Semiconductor, Inc PPC8567EVTAQGGA Datasheet HTML 18Page - Freescale Semiconductor, Inc PPC8567EVTAQGGA Datasheet HTML 19Page - Freescale Semiconductor, Inc PPC8567EVTAQGGA Datasheet HTML 20Page - Freescale Semiconductor, Inc PPC8567EVTAQGGA Datasheet HTML 21Page - Freescale Semiconductor, Inc PPC8567EVTAQGGA Datasheet HTML 22Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 139 page
background image
MPC8568E/MPC8567E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 1
18
Freescale Semiconductor
RESET Initialization
5
RESET Initialization
This section describes the AC electrical specifications for the RESET initialization timing requirements of
the MPC8568E. Table 10 provides the RESET initialization AC timing specifications for the DDR
SDRAM component(s).
Table 11 provides the PLL lock times.
6
DDR and DDR2 SDRAM
This section describes the DC and AC electrical specifications for the DDR SDRAM interface of the
MPC8568E. Note that DDR SDRAM is GVDD(typ) = 2.5 V and DDR2 SDRAM is GVDD(typ) = 1.8 V.
Table 10. RESET Initialization Timing Specifications
Parameter/Condition
Min
Max
Unit
Notes
Required assertion time of HRESET
100
—
μs—
Minimum assertion time for SRESET
3
—
SYSCLKs
1
PLL input setup time with stable SYSCLK before HRESET negation
100
—
μs—
Input setup time for POR configs (other than PLL config) with respect to
negation of HRESET
4
—
SYSCLKs
1
Input hold time for all POR configs (including PLL config) with respect to
negation of HRESET
2
—
SYSCLKs
1
Maximum valid-to-high impedance time for actively driven POR configs with
respect to negation of HRESET
—
5
SYSCLKs
1
Notes:
1. SYSCLK is the primary clock input for the MPC8568E.
Table 11. PLL Lock Times
Parameter/Condition
Min
Max
Unit
Notes
Platform PLL lock times
—
100
μs—
QE PLL lock times
—
100
μs—
CPU PLL lock times
—
100
μs—
PCI PLL lock times
—
100
μs—
Local bus PLL
—
100
μs—



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com