Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MPC8378E Datasheet(PDF) 30 Page - Freescale Semiconductor, Inc

Part # MPC8378E
Description  PowerQUICC II Pro Processor Hardware Specifications
PDF  127 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8378E Datasheet(HTML) 30 Page - Freescale Semiconductor, Inc

Back Button MPC8378E Datasheet HTML 26Page - Freescale Semiconductor, Inc MPC8378E Datasheet HTML 27Page - Freescale Semiconductor, Inc MPC8378E Datasheet HTML 28Page - Freescale Semiconductor, Inc MPC8378E Datasheet HTML 29Page - Freescale Semiconductor, Inc MPC8378E Datasheet HTML 30Page - Freescale Semiconductor, Inc MPC8378E Datasheet HTML 31Page - Freescale Semiconductor, Inc MPC8378E Datasheet HTML 32Page - Freescale Semiconductor, Inc MPC8378E Datasheet HTML 33Page - Freescale Semiconductor, Inc MPC8378E Datasheet HTML 34Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 127 page
background image
MPC8378E PowerQUICC II Pro Processor Hardware Specifications, Rev. 4
30
Freescale Semiconductor
Ethernet: Enhanced Three-Speed Ethernet (eTSEC)
8.3.2
AC Requirements for SGMII L1_SD_REF_CLK and L1_SD_REF_CLK
Table 30 lists the AC timing specifications. Note that L1_SD_REF_CLK and L1_SD_REF_CLK are not
intended to be used with, and should not be clocked by, a spread spectrum clock source.
8.3.3
MII AC Timing Specifications
This section describes the MII transmit and receive AC timing specifications.
8.3.3.1
MII Transmit AC Timing Specifications
Table 31 provides the MII transmit AC timing specifications.
Table 30. L1_SD_REF_CLK and L1_SD_REF_CLK AC Requirements
Parameter/Condition
Symbol
Min
Typical
Max
Unit
Notes
L1_SD_REF_CLK/_B reference clock cycle time
100 MHz
125 MHz
tCK_REF
—
10
8
—ns
1, 2
L1_SD_REF_CLK/_B rise/fall time (80%-20%)
tCK_RISE/tCK_FALL
——
1
ns
—
L1_SD_REF_CLK/_B duty cycle (@50% L1_nVDD)tck_dty
45%
—
55%
ps
—
L1_SD_REF_CLK/_B cycle to cycle clock jitter (period
jitter)
tCKCJ
——
100
ps
—
L1_SD_REF_CLK/_B phase jitter peak-to-peak.
Deviation in edge location with respect to mean edge
location.
tCKPJ
–50
—
50
ps
—
Note:
1 Both options provide serial interface bit rate of 1.25 Gbps. 8 ns only applies when 125 MHz SerDes1 clock frequency is
selected during POR.
2 Tolerance of ±100 ppm.
Table 31. MII Transmit AC Timing Specifications
At recommended operating conditions with LVDD of 3.3 V ± 5%.
Parameter
Symbol1
Min
Typical
Max
Unit
TX_CLK clock period 10 Mbps
tMTX
—
400
—
ns
TX_CLK clock period 100 Mbps
tMTX
—40—
ns
TX_CLK duty cycle
tMTXH/tMTX
35
—
65
%
TX_CLK to MII data TXD[3:0], TX_ER, TX_EN delay
tMTKHDX
15
15
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com