| Electronic Components Datasheet Search |
|
MPC8379E Datasheet(PDF) 99 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8379E Datasheet(HTML) 99 Page - Freescale Semiconductor, Inc |
|
99 / 116 page ![]() MPC8379E PowerQUICC II Pro Processor Hardware Specifications, Rev. 4 Freescale Semiconductor 99 Clocking Table 71 provides the operating frequencies for the TePBGA II package under recommended operating conditions (see Table 3). 22.1 System PLL Configuration The system PLL is controlled by the RCWLR[SPMF] parameter. The system PLL VCO frequency depends on RCWLR[DDRCM] and RCWLR[LBCM]. Table 72 shows the multiplication factor encodings for the system PLL. NOTE If RCWLR[DDRCM] and RCWLR[LBCM] are both cleared, the system PLL VCO frequency = (CSB frequency) × (System PLL VCO Divider). If either RCWLR[DDRCM] or RCWLR[LBCM] are set, the system PLL VCO frequency = 2 × (CSB frequency) × (System PLL VCO Divider). The VCO divider needs to be set properly so that the System PLL VCO frequency is in the range of 400–800 MHz. Table 71. Operating Frequencies for TePBGA II Parameter 1 1 The CLKIN frequency, RCWLR[SPMF], and RCWLR[COREPLL] settings must be chosen such that the resulting csb_clk, MCK, LCLK[0:2], and core_clk frequencies do not exceed their respective maximum or minimum operating frequencies. The value of SCCR[xCM] must be programmed such that the maximum internal operating frequency of the Security core, USB modules, SATA, and eSDHC will not exceed their respective value listed in this table. Minimum Operating Frequency (MHz) Maximum Operating Frequency (MHz) e300 core frequency (core_clk)333 800 Coherent system bus frequency (csb_clk)133 400 DDR2 memory bus frequency (MCK) 2 2 The DDR data rate is 2 × the DDR memory bus frequency. 125 200 DDR1 memory bus frequency (MCK) 2 167 333 Local bus frequency (LCLKn) 3 3 The local bus frequency is ½, ¼, or 1/8 of the lbiu_clk frequency (depending on LCRR[CLKDIV]) which is in turn 1× or 2× the csb_clk frequency (depending on RCWLR[LBCM]). —133 Local bus controller frequency (lbc_clk)— 400 PCI input frequency (CLKIN or PCI_CLK) 25 66 eTSEC frequency — 400 Security encryption controller frequency — 200 USB controller frequency — 200 eSDHC controller frequency — 200 SATA controller frequency — 200 Note: |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |