| Electronic Components Datasheet Search |
|
TLE6251G Datasheet(PDF) 5 Page - Infineon Technologies AG |
|
|
|||||||||||||||||||||||||||||
TLE6251G Datasheet(HTML) 5 Page - Infineon Technologies AG |
|
5 / 32 page ![]() TLE 6251 G Final Data Sheet 5 Rev. 3.3, 2008-06-19 Pin Configuration AEP03398.VSD 7 6 5 4 3 2 1 TxD GND V CC RxD V µC EN INH 8 9 10 11 12 13 14 CANH CANL SPLIT WK NERR NSTB V S TLE 6251 G (P-DSO-14-13) Figure 1 Pin Configuration (top view) Table 1 Pin Definitions and Functions Pin No. Symbol Function 1 TxD CAN transmit data input; 20 k Ω pull-up, LOW in dominant state 2 GND Ground 3 V CC 5 V supply input; block to GND with 100 nF ceramic capacitor 4 RxD CAN receive data output; LOW in dominant state, push-pull output stage 5 V µC Logic voltage level adapter input; connect to pin V CC for 5 V microcontroller, connect to additional supply voltage for other logic voltage levels, block to GND with 100 nF ceramic capacitor 6 EN Mode control input 1; internal pull-down, see Figure 6 7 INH Control output; set HIGH to activate voltage regulator; open drain 8 NERR Diagnosis output 1; error and power on indication output, push-pull output stage 9 WK Wake-up input; bi-level sensitive |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |