Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CBTL06DP211 Datasheet(PDF) 6 Page - NXP Semiconductors

Part # CBTL06DP211
Description  DisplayPort Gen1 2 : 1 multiplexer
PDF  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

CBTL06DP211 Datasheet(HTML) 6 Page - NXP Semiconductors

Back Button CBTL06DP211 Datasheet HTML 2Page - NXP Semiconductors CBTL06DP211 Datasheet HTML 3Page - NXP Semiconductors CBTL06DP211 Datasheet HTML 4Page - NXP Semiconductors CBTL06DP211 Datasheet HTML 5Page - NXP Semiconductors CBTL06DP211 Datasheet HTML 6Page - NXP Semiconductors CBTL06DP211 Datasheet HTML 7Page - NXP Semiconductors CBTL06DP211 Datasheet HTML 8Page - NXP Semiconductors CBTL06DP211 Datasheet HTML 9Page - NXP Semiconductors CBTL06DP211 Datasheet HTML 10Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 18 page
background image
CBTL06DP211
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 1 — 21 February 2011
6 of 18
NXP Semiconductors
CBTL06DP211
DisplayPort Gen1 2 : 1 multiplexer
7.
Functional description
Refer to Figure 1 “Functional diagram”.
The CBTL06DP211 uses a 3.3 V power supply. All main signal paths are implemented
using high-bandwidth pass-gate technology and are non-directional. No clock or reset
signal is needed for the multiplexer to function.
The switch position for the main channels is selected using the select signal GPU_SEL.
Additionally, the signal DDC_AUX_SEL selects between AUX and DDC positions for the
DDC / AUX channel. The detailed operation is described in Section 7.1.
7.1 Multiplexer/switch select functions
The internal multiplexer switch position is controlled by two logic inputs GPU_SEL and
DDC_AUX_SEL as described below.
DDC_CLK1
H8
differential I/O
Pair of single-ended terminals for DDC clock and data signals,
path 1, left-side.
DDC_DAT1
J8
differential I/O
DDC_CLK2
H5
differential I/O
Pair of single-ended terminals for DDC clock and data signals,
path 2, left-side.
DDC_DAT2
J5
differential I/O
AUX+
H2
differential I/O
High-speed differential pair for AUX or single-ended DDC signals,
right-side.
AUX
−
H1
differential I/O
HPD_1
J2
single-ended I/O
Single ended channel for the HPD signal, path 1, left-side.
HPD_2
H3
single-ended I/O
Single ended channel for the HPD signal, path 2, left-side.
HPDIN
J1
single-ended I/O
Single ended channel for the HPD signal, right-side.
VDD
A2, J4
power supply
3.3 V power supply.
GND
B3, C8,
G8, H4,
H7
ground
Ground.
Table 2.
Pin description …continued
Symbol
Ball
Type
Description
Table 3.
Multiplexer/switch select control for IN and OUT channels
GPU_SEL
IN1_n
IN2_n
0
active; connected to OUT_n
high-impedance
1
high-impedance
active; connected to OUT_n
Table 4.
Multiplexer/switch select control for HPD channel
GPU_SEL
HPD1
HPD2
0
active; connected to HPDIN
high-impedance
1
high-impedance
active; connected to HPDIN



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com