Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

LC651154N Datasheet(PDF) 16 Page - Sanyo Semicon Device

Part # LC651154N
Description  Four-Bit CMOS Microcontrollers for Small-Scale Control Applications
PDF  39 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SANYO [Sanyo Semicon Device]
Direct Link  https://www.sanyo-av.com/us/
Logo SANYO - Sanyo Semicon Device

LC651154N Datasheet(HTML) 16 Page - Sanyo Semicon Device

Back Button LC651154N Datasheet HTML 12Page - Sanyo Semicon Device LC651154N Datasheet HTML 13Page - Sanyo Semicon Device LC651154N Datasheet HTML 14Page - Sanyo Semicon Device LC651154N Datasheet HTML 15Page - Sanyo Semicon Device LC651154N Datasheet HTML 16Page - Sanyo Semicon Device LC651154N Datasheet HTML 17Page - Sanyo Semicon Device LC651154N Datasheet HTML 18Page - Sanyo Semicon Device LC651154N Datasheet HTML 19Page - Sanyo Semicon Device LC651154N Datasheet HTML 20Page - Sanyo Semicon Device Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 39 page
background image
No. 6278-16/39
LC651154N, 651154F, 651154L, 651152N, 651152F, 651152L
Continued from preceding page.
Parameter
Symbol
Conditions
Applicable pins
Ratings
Unit
and notes
min
typ
max
Pulse output function
tPCY
PE0
64
× TCYC
Period
High-level pulse width
tPH
PE0
32
× TCYC
±10%
µs
Low-level pulse width
tPL
PE0
32
× TCYC
±10%
Resolution
8
bit
Absolute precision
AV+ = VDD
±1
±2
LSB
AV– = VSS
When the A/D converter
72
312
speed is normal (1:1),
(TCYC =
(TCYC =
namely 26
× TCYC
2.77 µs)
12 µs)
Conversion time
TCAD
When the A/D converter
141
612
µs
speed is one half (1:2),
(TCYC =
(TCYC =
namely 51
× TCYC
2.77 µs)
12 µs)
Input reference voltage
AV+
AV+
AV–
VDD
V
AV–
AV–
VSS
AV+
Input reference current
IRIF
AV+ = VDD, AV– = VSS
AV+, AV–
200
500
800
µA
range
Analog input voltage
VAIN
AD0 to AD7
AV–
AV+
V
range
Including the output off
AD0 to AD7
1
leakage current.
(The I/O
VAIN = VDD
shared
Analog port input current
IAIN
function ports
µA
VAIN = VSS
have open-
–1
drain
specifications.)
Cw
When PE1 has the
WDR
0.1 ±5%
µF
open-drain specifications.
Recommended
Rw
When PE1 has the
WDR
680 ±1%
k
Ω
constants*10
open-drain specifications.
RI
When PE1 has the
WDR
100 ±1%
Ω
open-drain specifications.
Clear time (discharge)
tWCT
Figure 8
WDR
100
µs
Clear period (charge)
tWCCY
Figure 8
WDR
36
ms
Cw
When PE1 has the
WDR
0.047 ±5%
µF
open-drain specifications.
Recommended
Rw
When PE1 has the
WDR
680 ±1%
k
Ω
constants*10
open-drain specifications.
RI
When PE1 has the
WDR
100 ±1%
Ω
open-drain specifications.
Clear time (discharge)
tWCT
Figure 8
WDR
40
µs
Clear period (charge)
tWCCY
Figure 8
WDR
18
ms
Notes:1. Allowed up to the amplitude generated when the oscillator shown in figure 3 is used with the recommended circuit constants and driven by the IC.
2. The average over a 100 ms period.
3. The operating VDD supply voltage must be maintained from the point the HALT instruction is executed until the IC has fully entered the standby
state. Applications must also assure that no chattering occurs on the PA3 pin during the HALT instruction execution cycle.
4. Recommended circuit constants that have been verified to oscillate stably according to the oscillator element manufacturer using the Sanyo-
stipulated oscillator characteristics evaluation board.
5. The OSC1 pin will have Schmitt characteristics when external clock oscillator is selected with the two-pin RC oscillator option.
6. These are the results of testing using our (Sanyo’s) characteristics evaluation board with the recommended circuit constants used as external
components. The current flowing in the IC’s output transistors and transistors that have pull-up resistors is not included.
7. fCFOSC is the frequency when the recommended circuit constants from table 1 are used as external components.
8. Indicates the time required to achieve stable oscillation from the point VDD rises above the lower limit of the operating voltage range.
9. TCYC = 4
× the system clock period
10. If the application could be used in an environment in which condensation is possible, extra care with respect to the leakage between PE1 and
adjacent pins and leakage associated with external resistors and capacitor is required during design.
VDD = 3 to 6 V
VDD = 3 to 6 V
VDD = 3 to 6 V
• Figure 7
• TCYC = 4 × system clock
period
• With an external resistor of
1 k
Ω and an external
capacitor of 50 pF on only
the n-channel open-drain
pins.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com