| Electronic Components Datasheet Search |
|
R5F2LA36ADFP Datasheet(PDF) 69 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
R5F2LA36ADFP Datasheet(HTML) 69 Page - Renesas Technology Corp |
|
69 / 106 page ![]() R01DS0011EJ0100 Rev.1.00 Page 69 of 102 Dec 21, 2010 R8C/LA3A Group, R8C/LA5A Group, R8C/LA6A Group, R8C/LA8A Group 5. Electrical Characteristics 5.1.5 AC Characteristics Note: 1. 1tCYC = 1/f1(s) Table 5.24 Timing Requirements of Synchronous Serial Communication Unit (SSU) (VCC = 1.8 to 5.5 V, VSS = 0 V, and Topr = −20 to 85 °C (N version)/ −40 to 85 °C (D version), unless otherwise specified.) Symbol Parameter Conditions Standard Unit Min. Typ. Max. tSUCYC SSCK clock cycle time 4 – - tCYC (1) tHI SSCK clock “H” width 0.4 – 0.6 tSUCYC tLO SSCK clock “L” width 0.4 – 0.6 tSUCYC tRISE SSCK clock rising time Master – – 1 tCYC (1) Slave – – 1 µs tFALL SSCK clock falling time Master – – 1 tCYC (1) Slave – – 1 µs tSU SSO, SSI data input setup time 100 – – ns tH SSO, SSI data input hold time 1 – – tCYC (1) tLEAD SCS setup time Slave 1tCYC + 50 – – ns tLAG SCS hold time Slave 1tCYC + 50 – – ns tOD SSO, SSI data output delay time – – 1tCYC + 20 ns tSA SSI slave access time 2.7 V ≤ VCC ≤ 5.5 V – – 1.5tCYC + 100 ns 1.8 V ≤ VCC < 2.7 V – – 1.5tCYC + 200 ns tOR SSI slave out open time 2.7 V ≤ VCC ≤ 5.5 V – – 1.5tCYC + 100 ns 1.8 V ≤ VCC < 2.7 V – – 1.5tCYC + 200 ns |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |