MPC8309EC datasheet(17/82 Pages) FREESCALE

Part #	MPC8309EC

Description	PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications

PDF	82 Pages

Scroll/Zoom	100%

Manufacturer	FREESCALE [Freescale Semiconductor, Inc]

Direct Link	http://www.freescale.com

Logo

17 / 82 page

MPC8309 PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 0

Freescale Semiconductor

DDR2 SDRAM

Figure 4 shows the input timing diagram for the DDR controller.

Figure 4. DDR Input Timing Diagram

6.2.2

DDR2 SDRAM Output AC Timing Specifications

Table 16 provides the output AC timing specifications for the DDR2 SDRAM interfaces.

Table 16. DDR2 SDRAM Output AC Timing Specifications

At recommended operating conditions with GVDD of 1.8V ± 100mV.

Parameter

Symbol1

Min

Max

Unit

Notes

MCK cycle time, (MCK/MCK crossing)

tMCK

5.988

ADDR/CMD output setup with respect to MCK

tDDKHAS

333 MHz

266 MHz

2.4

2.5

—

ADDR/CMD output hold with respect to MCK

tDDKHAX

333 MHz

266 MHz

2.4

2.5

—

MCS output setup with respect to MCK

tDDKHCS

333 MHz

266 MHz

2.4

2.5

—

MCS output hold with respect to MCK

tDDKHCX

333 MHz

266 MHz

2.4

2.5

—

MCK to MDQS Skew

tDDKHMH

–0.6

0.6

MCK[n]

tMCK

MDQ[x]

MDQS[n]

tDISKEW

MPC8309EC Datasheet(PDF) 17 Page - Freescale Semiconductor, Inc

MPC8309EC Datasheet(HTML) 17 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

Datasheet Download

Link URL