PCF8531U datasheet(35/51 Pages) NXP

35 / 51 page

PCF8531

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 16 May 2011

35 of 51

NXP Semiconductors

PCF8531

34 x 128 pixel matrix driver

[1]

As the programming range for the internally generated VLCD allows values above the maximum allowed VLCD, the user must ensure,

while setting the VOP register and selecting the temperature compensation, that the VLCD maximum limit of 9 V will never be exceeded

under all conditions and including all tolerances.

[2]

LCD outputs are open circuit, inputs at VDD or VSS; bus inactive.

[3]

VDD1 to VDD3 = 2.85 V; VLCD = 7.0 V; voltage multiplier = 3 × VDD; fosc =34 kHz.

[4]

VDD1 to VDD3 = 2.75 V; VLCD = 9.0 V; fosc =34kHz.

[5]

VDD1 to VDD3 = 2.75 V; VLCD = 3.5 V; fosc =34kHz.

[6]

Resets all logic when VDD1 < VPOR.

[7]

Iload ≤ 50 μA; outputs are tested one at a time.

[8]

VLCD ≤ 7.7 V.

14. Dynamic characteristics

[1]

ffr =fclk(ext)/480 or fosc/480.

[2]

A reset is generated if tw(RESL) > 3ns (see Figure 21).

[3]

All timing values are valid within the operating supply voltage and ambient temperature range and are referenced to VIL and VIH, with an

input voltage swing of VSS to VDD.

[4]

Cb = total capacitance of one bus line in pF.

Table 16.

Dynamic characteristics

VDD1 = 1.8 V (1.9 V) to 5.5 V; VDD2 and VDD3 = 2.5 V to 4.5 V; VSS1 = VSS2 =0V; VDD1 to VDD3 ≤ VLCD ≤ 9.0 V;

Tamb = −40 °Cto+85 °C; unless otherwise specified.

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

ffr(LCD)

LCD frame frequency

VDD = 3.0 V

[1] 40

135

fosc

oscillator frequency

kHz

fclk(ext)

external clock frequency

kHz

tw(RESL)

RES LOW pulse width

[2] 300

tsu(RESL)

RES LOW set-up time

μs

Serial bus interface (see Figure 22)[3]

fSCL

SCL clock frequency

400

kHz

tLOW

LOW period of the SCL clock

1.3

μs

tHIGH

HIGH period of the SCL clock

0.6

μs

tSU;DAT

data set-up time

100

tHD;DAT

data hold time

0.9

rise time of both SDA and SCL signals

[4] 20 + 0.1Cb -0.3

μs

fall time of both SDA and SCL signals

[4] 20 + 0.1Cb -0.3

μs

capacitive load for each bus line

400

tSU;STA

set-up time for a repeated START condition

0.6

μs

tHD;STA

hold time (repeated) START condition

0.6

μs

tSU;STO

set-up time for STOP condition

0.6

μs

tSP

pulse width of spikes that must be

suppressed by the input filter

on bus

tBUF

bus free time between a STOP and START

condition

1.3

μs

PCF8531U Datasheet(PDF) 35 Page - NXP Semiconductors

PCF8531U Datasheet(HTML) 35 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51

Datasheet Download

Link URL