| Electronic Components Datasheet Search |
|
TLE42754D Datasheet(PDF) 6 Page - Infineon Technologies AG |
|
|
|||||||||||||||||||||||||||||
TLE42754D Datasheet(HTML) 6 Page - Infineon Technologies AG |
|
6 / 26 page ![]() TLE42754 Pin Configuration Data Sheet 6 Rev. 1.1, 2008-09-24 3.3 Pin Assignment TLE42754E (PG-SSOP-14 exposed pad) Figure 3 Pin Configuration (top view) 3.4 Pin Definitions and Functions TLE42754E (PG-SSOP-14 exposed pad) Pin Symbol Function 1,3,5,7 n.c. not connected leave open or connect to GND 2RO Reset Output open collector output; external pull-up resistor to a positive potential required; leave open if the reset function is not needed 4GND Ground 6D Reset Delay Timing connect a ceramic capacitor to GND for adjusting the reset delay time; leave open if the reset function is not needed 8,10,11,12, 14 n.c. not connected leave open or connect to GND 9Q Output block to GND with a capacitor close to the IC terminals, respecting the values given for its capacitance CQ and ESR in the table “Functional Range” on Page 8 13 I Input for compensating line influences, a capacitor to GND close to the IC terminals is recommended Pad – Exposed Pad connect to heatsink area; connect with GND on PCB |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |