Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

DAC3482 Datasheet(PDF) 9 Page - Texas Instruments

Click here to check the latest version.
Part # DAC3482
Description  Dual-Channel, 16-BIT, 1.25 GSPS Digital-to-Analog Converter (DAC)
PDF  79 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

DAC3482 Datasheet(HTML) 9 Page - Texas Instruments

Back Button DAC3482 Datasheet HTML 5Page - Texas Instruments DAC3482 Datasheet HTML 6Page - Texas Instruments DAC3482 Datasheet HTML 7Page - Texas Instruments DAC3482 Datasheet HTML 8Page - Texas Instruments DAC3482 Datasheet HTML 9Page - Texas Instruments DAC3482 Datasheet HTML 10Page - Texas Instruments DAC3482 Datasheet HTML 11Page - Texas Instruments DAC3482 Datasheet HTML 12Page - Texas Instruments DAC3482 Datasheet HTML 13Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 79 page
background image
DAC3482
www.ti.com
SLAS748A
– MARCH 2011 – REVISED JUNE 2011
ELECTRICAL CHARACTERISTICS
– DIGITAL SPECIFICATIONS
over operating free-air temperature range (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
LVDS INPUTS: D[15:0]P/N, DATACLKP/N, FRAMEP/N, SYNCP/N, PARITYP/N(1)
Logic high differential
VA,B+
200
400
1000
mV
input voltage threshold
Logic low differential
VA,B–
–200
mV
input voltage threshold
VCOM
Input common mode
1.075
1.2
V
ZT
Internal termination
110
Ω
CL
LVDS Input capacitance
2
pF
Interleaved LVDS data
fINTERL
1250
MSPS
transfer rate
Word-wide interface mode
625
fDATA
Input data rate
MSPS
Byte-wide interface mode
312.5
CLOCK INPUT (DACCLKP/N)
Duty cycle
40%
60%
Differential voltage(2)
0.4
1.0
V
DACCLKP/N input
1250
MHz
frequency
OUTPUT STROBE (OSTRP/N)
fOSTR = fDACCLK / (n x 8 x Interp) where n is any positive integer,
fDACCLK /
fOSTR
Frequency
MHz
fDACCLK is DACCLK frequency in MHz
(8 x interp)
Duty cycle
50%
Differential voltage
0.4
1.0
V
CMOS INTERFACE: ALARM, SDO, SDIO, SCLK, SDENB, SLEEP, RESETB, TXENABLE
VIH
High-level input voltage
2
V
VIL
Low-level input voltage
0.8
V
IIH
High-level input current
-40
40
µA
IIL
Low-level input current
-40
40
µA
CI
CMOS input capacitance
2
pF
Iload = –100 μA
IOVDD
– 0.2
V
VOH
ALARM, SDO, SDIO
Iload = –2 mA
0.8 x IOVDD
V
Iload = 100 μA
0.2
V
VOL
ALARM, SDO, SDIO
Iload = 2 mA
0.5
V
(1)
See LVDS INPUTS section for terminology.
(2)
Driving the clock input with a differential voltage lower than 1 V may result in degraded performance.
Copyright
© 2011, Texas Instruments Incorporated
Submit Documentation Feedback
9
Product Folder Link(s): DAC3482



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com