Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PCA9621 Datasheet(PDF) 4 Page - NXP Semiconductors

Part # PCA9621
Description  65 mA 8-bit 2-wire bus output port
PDF  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCA9621 Datasheet(HTML) 4 Page - NXP Semiconductors

  PCA9621 Datasheet HTML 1Page - NXP Semiconductors PCA9621 Datasheet HTML 2Page - NXP Semiconductors PCA9621 Datasheet HTML 3Page - NXP Semiconductors PCA9621 Datasheet HTML 4Page - NXP Semiconductors PCA9621 Datasheet HTML 5Page - NXP Semiconductors PCA9621 Datasheet HTML 6Page - NXP Semiconductors PCA9621 Datasheet HTML 7Page - NXP Semiconductors PCA9621 Datasheet HTML 8Page - NXP Semiconductors PCA9621 Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 18 page
background image
PCA9621
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 1 — 9 March 2011
4 of 18
NXP Semiconductors
PCA9621
65 mA 8-bit 2-wire bus output port
7.
Functional description
Refer to Figure 1 “Block diagram of PCA9621”.
7.1 VDD, VSS — DC supply pins
The power supply voltage for the PCA9621 may be any voltage in the range 2.7 V to
5.5 V. All other I/Os are clamped to VDD and VSS through ESD protection diodes.
7.2 SCL, SDA — 2-wire bus interface
The state of the output ports is determined by the Control register, which is set and read
via a 2-wire bus interface using I2C-bus style signalling. The interface is Fast-mode Plus
(Fm+) I2C-bus compatible, though the ports contain ESD protection diodes to the positive
and negative supplies. Consequently, VI2C-bus (voltage at SCL and SDA) must remain
within the VDD and VSS supply levels.
7.3 P0 to P7 — output ports
There are eight open-drain output ports whose state is determined by the Control register.
Programming a ‘1’ or HIGH to the relevant register bit will turn on the corresponding port,
resulting at a LOW or ‘0’ at the port. In the case of LED driving, this would result in the
LED turning ON.
Programming a ‘0’ or LOW in the register turns off the open-drain port, placing it in a
high-impedance mode.
The ports are protected by ESD diodes to the supplies so they must not be driven above
the VDD or below the VSS levels.
7.4 RESET — reset IC to default state
The active LOW RESET input is used to disable the buffer and reset it to its default state.
The RESET signal will clear the contents of the Control register, turning off all output
ports, and resetting the state of the I2C-bus slave transceiver block.
7.5 Power-On Reset (POR)
During power-on, the PCA9621 is internally held in the reset condition for a maximum of
trst = 500 ns. The default condition after reset is for the Control register to be erased
(all zeros), resulting in all output ports being off (high-impedance).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com