| Electronic Components Datasheet Search |
|
PCA9621 Datasheet(PDF) 7 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PCA9621 Datasheet(HTML) 7 Page - NXP Semiconductors |
|
7 / 18 page ![]() PCA9621 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved. Product data sheet Rev. 1 — 9 March 2011 7 of 18 NXP Semiconductors PCA9621 65 mA 8-bit 2-wire bus output port 10. Characteristics Table 4. Characteristics Tamb = −40 °C to +85 °C; voltages are specified with respect to ground (VSS); VDD = 5.5 V unless otherwise specified. Symbol Parameter Conditions Min Typ Max Unit Power supply VDD supply voltage operating 2.7 - 5.5 V IDD supply current quiescent; VI (RESET pin) = 0 V; VDD =5.5 V -- 1 μA I2C-bus ports (SCL, SDA) VI2C-bus I2C-bus voltage SDA, SCL VSS − 0.3 - VDD +0.3 V VIL LOW-level input voltage VDD =2.7 V [1] -- 0.4 V VDD =5.5 V [1] -- 0.5 V VIH HIGH-level input voltage VDD =2.7 V [1] 1.2 - - V VDD =5.5 V [1] 2.0 - - V ILI input leakage current pin at VDD or VSS −1- +1 μA VOL LOW-level output voltage IOL =30 mA; VDD = 2.7 V - 260 450 mV IOL =30 mA; VDD = 5.5 V - 140 275 mV Open-drain output ports (P0 to P7) IO(sink) output sink current LOW-level; port enabled 65 - - mA VOL LOW-level output voltage IOL = 65 mA - 440 725 mV IOL =100 μA- 1 - mV RESET VIH HIGH-level input voltage VDD = 2.7 V 2.0 - - V VDD = 5.5 V 4.8 - - V VIL LOW-level input voltage VDD = 2.7 V - - 650 mV VDD = 5.5 V - - 900 mV Vhys hysteresis voltage VDD = 2.7 V 100 - - mV VDD = 5.5 V 200 - - mV ILI input leakage current pin at VDD or VSS −1- +1 μA tw(rst)L LOW-level reset time VI <VIL [2] -25 - ns trst reset time RESET pin; from VI > VIH - 250 500 ns tPOR power-on reset pulse time RESET pin; from VI > VIH - 250 500 ns Address pins (A0, A1, A2) VIH HIGH-level input voltage VDD = 2.7 V 1.7 - - V VDD = 5.5 V 3.5 - - V VIL LOW-level input voltage VDD = 2.7 V - - 0.7 V VDD = 5.5 V - - 1.5 V ILI input leakage current pin at VDD or VSS −1- +1 μA Timing characteristics tf fall time of both SDA and SCL signals RPU = 200 Ω; measured from 70 % VDD to 30 % VDD -16 - ns tv(Q) data output valid time [3] - - 500 ns |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |