Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PCF85162 Datasheet(PDF) 35 Page - NXP Semiconductors

Part # PCF85162
Description  Universal LCD driver for low multiplex rates
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCF85162 Datasheet(HTML) 35 Page - NXP Semiconductors

Back Button PCF85162 Datasheet HTML 31Page - NXP Semiconductors PCF85162 Datasheet HTML 32Page - NXP Semiconductors PCF85162 Datasheet HTML 33Page - NXP Semiconductors PCF85162 Datasheet HTML 34Page - NXP Semiconductors PCF85162 Datasheet HTML 35Page - NXP Semiconductors PCF85162 Datasheet HTML 36Page - NXP Semiconductors PCF85162 Datasheet HTML 37Page - NXP Semiconductors PCF85162 Datasheet HTML 38Page - NXP Semiconductors PCF85162 Datasheet HTML 39Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 46 page
background image
PCF85162
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 3 — 16 June 2011
35 of 46
NXP Semiconductors
PCF85162
Universal LCD driver for low multiplex rates
The SYNC line is provided to maintain the correct synchronization between all cascaded
PCF85162. Synchronization is guaranteed after a power-on reset. The only time that
SYNC is likely to be needed is if synchronization is accidentally lost (e.g. by noise in
adverse electrical environments or by defining a multiplex drive mode when PCF85162
with different SA0 levels are cascaded).
SYNC is organized as an input/output pin. The output selection is realized as an
open-drain driver with an internal pull-up resistor. A PCF85162 asserts the SYNC line at
the onset of its last active backplane signal and monitors the SYNC line at all other times.
If synchronization in the cascade is lost, it is restored by the first PCF85162 to assert
SYNC. The timing relationship between the backplane waveforms and the SYNC signal
for the various drive modes of the PCF85162 are shown in Figure 25.
The contact resistance between the SYNC on each cascaded device must be controlled.
If the resistance is too high, the device is not able to synchronize properly; this is
particularly applicable to chip-on-glass applications. The maximum SYNC contact
resistance allowed for the number of devices in cascade is given in Table 21.
(1) Is master (OSC connected to VSS).
(2) Is slave (OSC connected to VDD).
Fig 24. Cascaded PCF85162 configuration
HOST
MICRO-
PROCESSOR/
MICRO-
CONTROLLER
SDA
SCL
CLK
OSC
SYNC
32 segment drives
4 backplanes
32 segment drives
LCD PANEL
(up to 2048
elements)
PCF85162
A0
A1
A2
SA0
VDD
VLCD
DD
V
LCD
V
013aaa067
SDA
SCL
SYNC
CLK
OSC
BP0 to BP3
(open-circuit)
A0
A1
A2
SA0 VSS
VSS
VSS
VDD
VLCD
PCF85162
BP0 to BP3
R
tr
2CB
≤
(2)
(1)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com