PCA9556PW datasheet(10/13 Pages) PHILIPS

10 / 13 page

Philips Semiconductors

Product data

PCA9556

Octal SMBus and I2C registered interface

2002 Mar 28

DC CHARACTERISTICS

VDD = 3.0 to 5.5 V; VSS = 0 V; Tamb = –40 to +85 °C; unless otherwise specified.

SYMBOL

PARAMETER

CONDITIONS

VDD = 3.3 V

VDD = 5 V

UNIT

SYMBOL

PARAMETER

CONDITIONS

MIN

TYP

MAX

MIN

TYP

MAX

UNIT

Supplies

VDD

Supply voltage

3.0

—

3.6

4.5

—

5.5

IDD

Supply current

Operating mode; no load;

VI = VDD or VSS;

fSCL = 100 kHz

—

300

425

—

1100

1500

µA

Istb

Standby current

Standby mode; no load;

VI = VDD or VSS;

fSCL = 0 kHz

—

–

100

µA

VPOR

Power-on reset voltage

VDD = 3.3 V; no load;

VI = VDD or VSS; note 1

—

1.3

2.4

–

1.3

2.4

Input SCL; input/output SDA

VIL

LOW level input voltage

–0.5

—

0.8

–0.5

—

0.8

VIH

HIGH level input voltage

2.1

—

5.5

2.1

—

5.5

IOL

LOW level output current

VOL = 0.4 V

—

Leakage current

VI = VDD = VSS

–1

—

–1

—

µA

Input capacitance

VI = VSS

—

I/Os

VIL

LOW level input voltage

–0.5

—

0.8

–0.5

—

0.8

VIH

HIGH level input voltage

2.0

—

VDD

+ 0.5

2.0

—

VDD

+ 0.5

IIHL(max)

Maximum allowed input current

through protection diode (I/O1 – I/O7)

VI ≥ VDD or VI ≤ VSS

—

±400

—

±400

µA

IOL

LOW level output current

VOL = 0.55 V; VDD = 3.3 V;

note 2

—

HIGH level output current except I/O0

VOH = 2.4 V; VDD = 3.3 V;

note 3

—

IOH

HIGH level output current on I/O0

VDD = 3.6 V; VOH = 4.6 V

—

µA

HIGH level output current on I/O0

VDD = 0 V; VOH = 3.3 V

—

µA

Input leakage current

VDD = 3.6 V; VI = 0 or VDD

–1

—

–1

—

µA

Input capacitance

—

Output capacitance

—

Select Inputs A0, A1, A2, and RESET

VIL

LOW level input voltage

–0.5

—

0.8

–0.5

—

0.8

VIH

HIGH level input voltage

2.0

—

VDD

+ 0.5

2.0

—

VDD

+ 0.5

ILI

Input leakage current

–1

—

–1

—

µA

NOTES:

1. The power-on reset circuit resets the SMBus logic with VDD < VPOR and sets all I/Os to their default values.

2. The maximum total sink current must be limited to 54 mA at +85

°C, and 80 mA at +70 °C.

3. The maximum total source current must be limited to 54 mA at +85

°C, and 80 mA at +70 °C.

PCA9556PW Datasheet(PDF) 10 Page - NXP Semiconductors

PCA9556PW Datasheet(HTML) 10 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13

Datasheet Download

Link URL