| Electronic Components Datasheet Search |
|
ACT5830 Datasheet(PDF) 6 Page - Active-Semi, Inc |
|
|
|||||||||||||||||||||||||||||
ACT5830 Datasheet(HTML) 6 Page - Active-Semi, Inc |
|
6 / 41 page ![]() ACT5830 Rev 2, 20-Jan-11 Innovative Power TM - 6 - www.active-semi.com Copyright © 2010 Active-Semi, Inc. ActivePMU TM is a trademark of Active-Semi. I 2CTM is a trademark of NXP. ® PIN NAME DESCRIPTION 24 OUT5 LDO5 Output. Capable of delivering up to 150mA of output current. Output is discharged to ground with 1kΩ when disabled. 25 OUT3 LDO3 Output. Capable of delivering up to 100mA of output current. Output is discharged to ground with 1kΩ when disabled. 26 IN1 Input Supply to LDO1, LDO3, LDO5, and LDO7. Connect to BAT and IN2. 27 nON Push-Button Active Low Open Drain Output. When PWR_ON is low, nON is open drain. When PWR_ON is high or when in shutdown, nON is asserted low. This output is internally connected to OUT1 via a 15kΩ pull-up resistor. 28 G Ground. Connect G and GP together at a single point place as close to the IC as possible. 29 HF_PWR Hands Free Input. A high level indicates availability of hands free input. This pin is internally pulled down to G via a 200kΩ resistor. Connect to a 0.1µF capacitor to G to achieve TBDkV (typ) ESD protection. 30 VBUCK Output Feedback Sense for REG. Connect this pin directly to the output node to connect the internal feedback network to the output voltage. 31 NC No Connect. Not internally connected. 32 VP Power Input for REG. Connect to BAT, IN1, and IN2. Bypass to GP with a high quality ceramic capacitor placed as close as possible to the IC. 33, 34 SW Switching Node Output for REG. Connect this pin to the switching end of the inductor. 35 GP Power Ground for REG. Connect G and GP together at a single point place as close to the IC as possible. 36 NC No Connect. Not internally connected. 37 nACOK CHG_IN Active Low Status Output. nACOK is asserted low when VCHG_IN > 4.0V. 38 nENCHG Charge Enable Active Low Input. Drive low or leave floating to enable the charger. Drive high to disable the charger. This pin has an internal 200kΩ pull-down resistor. 39 BATID Battery ID pin to detect the presence of the battery. When the battery is present, the voltage at this pin is lower than 2V, otherwise, it is higher than 2V. 40 VICHG Charge Current Monitor. The voltage at this pin is proportional to the charger current, with a gain of 2.47mV/mA. This output becomes high impedance in shutdown. EP EP Exposed Pad. Must be soldered to ground on the PCB. PIN DESCRIPTIONS CONT’D |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |