Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

ICS9220 Datasheet(PDF) 5 Page - Integrated Device Technology

Part # ICS9220
Description  Programmable RambusTM XDRTM Clock Generator
PDF  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

ICS9220 Datasheet(HTML) 5 Page - Integrated Device Technology

  ICS9220 Datasheet HTML 1Page - Integrated Device Technology ICS9220 Datasheet HTML 2Page - Integrated Device Technology ICS9220 Datasheet HTML 3Page - Integrated Device Technology ICS9220 Datasheet HTML 4Page - Integrated Device Technology ICS9220 Datasheet HTML 5Page - Integrated Device Technology ICS9220 Datasheet HTML 6Page - Integrated Device Technology ICS9220 Datasheet HTML 7Page - Integrated Device Technology ICS9220 Datasheet HTML 8Page - Integrated Device Technology ICS9220 Datasheet HTML 9Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 17 page
background image
5
ICS9220
1227G—11/05/07
SMBus Table: Reserved Register
Pin #
Name
Control Function
Type
0
1
PWD
Bit 7
Reserved
Reserved
RW
-
-
0
Bit 6
Reserved
Reserved
RW
-
-
0
Bit 5
Reserved
Reserved
RW
-
-
0
Bit 4
Reserved
Reserved
RW
-
-
0
Bit 3
Reserved
Reserved
RW
-
-
0
Bit 2
Reserved
Reserved
RW
-
-
0
Bit 1
Reserved
Reserved
RW
-
-
0
Bit 0
Reserved
Reserved
RW
-
-
0
SMBus Table: Reserved Register
Pin #
Name
Control Function
Type
0
1
PWD
Bit 7
Reserved
Reserved
RW
-
-
0
Bit 6
Reserved
Reserved
RW
-
-
0
Bit 5
Reserved
Reserved
RW
-
-
0
Bit 4
Reserved
Reserved
RW
-
-
0
Bit 3
Reserved
Reserved
RW
-
-
0
Bit 2
Reserved
Reserved
RW
-
-
0
Bit 1
Reserved
Reserved
RW
-
-
0
Bit 0
Reserved
Reserved
RW
-
-
0
SMBus Table: VCO Frequency Control Register
Pin #
Name
Control Function
Type
0
1
PWD
Bit 7
Post Divider
PLL Post Divide
RW
Divide by 2
Divide by 4
1
Bit 6
Reserved
Reserved
RW
-
-
0
Bit 5
Reserved
Reserved
RW
-
-
0
Bit 4
Reserved
Reserved
RW
-
-
0
Bit 3
M DIV3
RW
0
Bit 2
M DIV2
RW
0
Bit 1
M DIV1
RW
1
Bit 0
M DIV0
RW
0
-
-
Byte 3
-
-
-
-
-
-
-
-
-
-
-
Byte 4
Byte 5
-
-
-
-
-
-
-
M Divider Programming
b(3:0)
The decimal representation of M
and N Divider in Byte 5 and 6 will
configure the PLL VCO frequency.
VCO frequency = 100 x
{[NDIV(5:0)+2]/[MDIV(3:0)+2]}
-
-
-
-



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com