Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

HT82V46 Datasheet(PDF) 21 Page - Holtek Semiconductor Inc

Part # HT82V46
Description  16-Bit, 45MSPS, 3-Channel CCD/CIS Analog Signal Processor
PDF  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  HOLTEK [Holtek Semiconductor Inc]
Direct Link  http://www.holtek.com
Logo HOLTEK - Holtek Semiconductor Inc

HT82V46 Datasheet(HTML) 21 Page - Holtek Semiconductor Inc

Back Button HT82V46 Datasheet HTML 17Page - Holtek Semiconductor Inc HT82V46 Datasheet HTML 18Page - Holtek Semiconductor Inc HT82V46 Datasheet HTML 19Page - Holtek Semiconductor Inc HT82V46 Datasheet HTML 20Page - Holtek Semiconductor Inc HT82V46 Datasheet HTML 21Page - Holtek Semiconductor Inc HT82V46 Datasheet HTML 22Page - Holtek Semiconductor Inc HT82V46 Datasheet HTML 23Page - Holtek Semiconductor Inc HT82V46 Datasheet HTML 24Page - Holtek Semiconductor Inc HT82V46 Datasheet HTML 25Page - Holtek Semiconductor Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 27 page
background image
Rev. 1.10
21
November 24, 2011
HT82V46
Register Bit No.
Name
POR.
Description
Setup
register 4
0
LNBYLN
0
Selects line by line operation. Line by line operation is intended for use
with systems which operate one line at a time but with up to three color
shared on the one output.
1
ACYC
0
If LNBYLN=0 then ACYC bit no effect.
ACYC bit determines CDS1 pin and offset/gain register controls
0= CDS1 pin is for Reference Sampling or Reset Level Clamp
control. And INTM[1:0] bits are for gain/offset multiplexers control.
1= Auto-cycling enabled by pulsing CDS1 pin and input signal
switched to next gain/offset register sequentially. And sequence is
Red -> Green -> Blue -> Red etc. At this mode, it must set
CDS=0 and use CLPCTL bit instead CDS1 pin to control RLC.
3:2
INTM[1:0
00
When LNBYLN=0 or ACYC=1 this bit has no effect.
When LNBYLN=1 and ACYC=0.
Controls the offset/gain mux selector.
00= Red offset/gain registers applied to input channel.
01= Green offset/gain registers applied to input channel.
10= Blue offset/gain registers applied to input channel.
11= Reserved.
7:4
Reserved
0000
Setup
register 5
0
REDPD
0
When set powers down red S/H, PGA
1
GRNPD
0
When set powers down green S/H, PGA
2
BLUPD
0
When set powers down blue S/H, PGA
3
ADCPD
0
When set powers down ADC, allows reduced power consumption
without powering down the references which have a long time constant
when switching on/off due to the external decoupling capacitors.
4
CDACPD
0
When set powers down 4-bit RLCDAC, setting the output to a high
impedance state and allowing an external reference to be driven in on
the VRLC/VBIAS pin.
5
REFPD
0
When set disables REFT, REFB buffers to allow external references to
be used.
6
CMLPD
0
When set disable CML buffer to allow an externa reference to be used.
7
Reserved
0
Must be set to 0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com