MPC8569E datasheet(58/127 Pages) FREESCALE

58 / 127 page

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 1

Ethernet Interface

Freescale Semiconductor

The following figure provides the MII AC test load.

Figure 16. MII AC Test Load

The following figure shows the MII receive AC timing diagram.

Figure 17. MII Receive AC Timing Diagram

2.6.3.3

SMII AC Timing Specification

The following table shows the SMII timing specifications.

The following figure shows the SMII mode signal timing.

Figure 18. SMII Mode Signal Timing

Table 29. SMII Mode Signal Timing

For recommended operating conditions, see Table 3

Parameter

Symbol

Min

Max

Unit

Note

ETHSYNC_IN, ETHRXD to ETHCLOCK rising edge setup time

tSMDVKH

1.5

—

ETHCLOCK rising edge to ETHSYNC_IN, ETHRXD hold time

tSMDXKH

1.0

—

ETHCLOCK rising edge to ETHSYNC, ETHTXD output delay

tSMXR

1.5

5.5

—

Output

Z0 = 50 Ω

LVDD/2

RL = 50 Ω

RX_CLK

RXD[3:0]

tMRDXKL

tMRX

tMRXH

tMRXR

tMRXF

RX_DV

RX_ER

tMRDVKH

Valid Data

Valid

ETHCLOCK

ETHSYNC_IN

ETHRXD

ETHSYNC

ETHTXD

Valid

tSMXR

tSMDXKH

tSMDVKH

MPC8569E Datasheet(PDF) 58 Page - Freescale Semiconductor, Inc

MPC8569E Datasheet(HTML) 58 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL