SN8A1702AX datasheet(95/112 Pages) SONIX

95 / 112 page

Preliminary

SN8P1702A/SN8P1703A

8-bit micro-controller build-in 12-bit ADC

SONiX TECHNOLOGY CO., LTD

Page 95

Revision 0.5

ADM REGISTER

ADM initial value = 0000 x000

0B1H

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

ADM

ADENB

ADS

EOC

GCHS

CHS1

CHS0

R/W

Bit[1:0]

CHS[1:0]: ADC input channels select bit.

00 = AIN0

01 = AIN1

10 = AIN2

11 = AIN3

Bit4

GCHS:Global channel select bit.

0 = to disable AIN channel

1 = to enable AIN channel.

Bit5

EOC: ADC status bit.

0 = Progressing

1 = End of converting and reset ADENB bit.

Bit6

ADS:ADC start bit.

0 = stop

1 = starting.

Bit7

ADENB:ADC control bit.

0 = disable

1 = enable.

ADR REGISTERS

ADR initial value = x00x 0000

0B3H

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

ADR

ADCKS1

ADLEN

ADCKS0

ADB3

ADB2

ADB1

ADB0

R/W

Bit[3:0]

ADBn: ADC data buffer.

ADB11~ADB4 data for 8-bit ADC.

ADB11~ADB0 data for 12-bit ADC.

Bit5

ADLEN: ADC’s resolution select bits.

0 = 8-bit

1 = 12-bit.

Bit6,Bit4

ADCKS1, ADCKS0: ADC’s clock source select bit.

ADCKS1 ADCKS0 ADC Clock Source

Note

Fcpu/4

Both validate in Normal mode and Slow mode

Fcpu/2

Both validate in Normal mode and Slow mode

Fhosc

Only validate in Normal mode

Fhosc/2

Only validate in Normal mode

SN8A1702AX Datasheet(PDF) 95 Page - SONiX Technology Company

SN8A1702AX Datasheet(HTML) 95 Page - SONiX Technology Company

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL