SN8P1602AX datasheet(83/94 Pages) SONIX

83 / 94 page

SN8P1600

8-bit micro-controller

SONiX TECHNOLOGY CO., LTD

Page 83

Revision 1.94

CHIP DECLARATION IN ASSEMBLER

Assembler

OTP Device Part Number

MASK Device Part Number

CHIP SN8P1602

SN8P1602

SN8A1602A

CHIP SN8P1603

SN8P1603

SN8A1602A

CHIP SN8P1604

SN8P1604

SN8A1604A

PROGRAM CHECK LIST

Item

Description

Undefined Bits

All bits those are marked as “0” (undefined bits) in system registers should be set “0” to

avoid unpredicted system errors.

PWM1

Set PWM1 (P5.3) pin as output mode.

Interrupt

Do not enable interrupt before initializing RAM.

Non-Used I/O

Non-used I/O ports should be set as output low mode or pull-up at input mode to save

current consumption.

Sleep Mode

Enable on-chip pull-up resisters of port 0 and port 1 to avoid unpredicted wakeup.

Stack Buffer

Be careful of function call and interrupt service routine operation. Don’t let stack buffer

overflow or underflow.

System Initial

Write 0x7F into STKP register to initial stack pointer and disable global interrupt

Clear all RAM.

Initialize all system register even unused registers.

Noisy Immunity

Enable OSG and High_Clk / 2 code option together

Enable the watchdog option to protect system crash.

Non-used I/O ports should be set as output low mode

Constantly refresh important system registers and variables in RAM to avoid system

crash by a high electrical fast transient noise.

Enable the LVD option to improve the power on reset or brown-out reset performance

SN8P1602AX Datasheet(PDF) 83 Page - SONiX Technology Company

SN8P1602AX Datasheet(HTML) 83 Page - SONiX Technology Company

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94

Datasheet Download

Link URL