Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SN8P1602AX Datasheet(PDF) 51 Page - SONiX Technology Company

Part # SN8P1602AX
Description  8-Bit Micro-Controller
PDF  94 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SONIX [SONiX Technology Company]
Direct Link  http://www.sonix.com.tw
Logo SONIX - SONiX Technology Company

SN8P1602AX Datasheet(HTML) 51 Page - SONiX Technology Company

Back Button SN8P1602AX Datasheet HTML 47Page - SONiX Technology Company SN8P1602AX Datasheet HTML 48Page - SONiX Technology Company SN8P1602AX Datasheet HTML 49Page - SONiX Technology Company SN8P1602AX Datasheet HTML 50Page - SONiX Technology Company SN8P1602AX Datasheet HTML 51Page - SONiX Technology Company SN8P1602AX Datasheet HTML 52Page - SONiX Technology Company SN8P1602AX Datasheet HTML 53Page - SONiX Technology Company SN8P1602AX Datasheet HTML 54Page - SONiX Technology Company SN8P1602AX Datasheet HTML 55Page - SONiX Technology Company Next Button
Zoom Inzoom in Zoom Outzoom out
 51 / 94 page
background image
SN8P1600
8-bit micro-controller
SONiX TECHNOLOGY CO., LTD
Page 51
Revision 1.94
8
8
8 TIMERS
WATCHDOG TIMER (WDT)
The watchdog timer (WDT) is a binary up counter designed for monitoring program execution. If the program goes into
the unknown status by noise interference, WDT overflow signal raises and resets MCU. The instruction that clear the
watchdog timer (“B0BSET
FWDRST“) should be executed within a certain period. If an instruction that clears the
watchdog timer is not executed within the period and the watchdog timer overflows, reset signal is generated and
system is restarted. The watchdog timer rate has two rates for high/low speed mode. WDT rate selection is handled by
oscillator code option. The watchdog timer disables at power down mode.
0CAH
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
OSCM
0
WDRST
0
0
CPUM0
CLKMD
STPHX
0
Read/Write
-
R/W
-
-
R/W
R/W
R/W
-
After reset
-
0
-
-
0
0
0
-
WDRST: Watchdog timer reset bit. 0 = Non reset, 1 = clear the watchdog timer counter.
Note: The bit 0, 4, 5, 7 must be “0”, or the system will be error.
Watchdog timer overflow table.
Code option of High_Clk
Watchdog timer overflow time
4M_X’tal / 12M_X’tal / RC
1 / ( fcpu
÷ 214 ÷ 16 ) = 293 ms, Fosc=3.58MHz
32K_X’tal
1 / ( fcpu
÷ 28 ÷ 16 ) = 500 ms, Fosc=32768Hz
Note: The watchdog timer can be enabled or disabled by the code option.
Example: An operation of watchdog timer is as following. To clear the watchdog timer counter in the top
of the main routine of the program.
Main:
B0BSET
FWDRST
; Clear the watchdog timer counter.
.
.
CALL
SUB1
CALL
SUB2
.
.
.
.
.
.
JMP
MAIN



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com