0.0

0.5

1.0

1.5

2.0

2.5

0.0

0.5

1.0

1.5

2.0

2.5

3.0

3.5

Voltage Bias (V)

TPD4S1394

www.ti.com

SLVSA55 – NOVEMBER 2009

ELECTRICAL CHARACTERISTICS

(1)

over operating free-air temperature range (unless otherwise noted)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

Voltage at D1+, D1-, D2+, and D2- to trip the

2.9

3.4

4.0

FWPWR_EN from high to low

V

Voltage to trip the FWPWR_EN from low to high

2.7

3.2

3.8

Value on pin

No connect

2.45

V

Loading on FWPWR_EN = 50

Time for FWPWR_EN to go low

0.5

2

5

μs

pF

Time delay for the FWPWR_EN to go high after

300

450

600

ms

trip condition is met

4.2

V

Diode forward voltage for lower clamp

–0.6

–0.8

–0.95

V

FWPWR_E

Switch output

V

N

Dynamic resistance (for in and out clamp) of the

I = 1 A

1

Ω

D+, D-

IO Capacitance of D+, D-

1.5

2

pF

Current Consumption

130

200

μA

high

(1)

A 0.1-

TYPICAL CHARACTERISTICS

Figure 1. IO Capacitance vs IO Voltage (D+, D– Pins)

Copyright © 2009, Texas Instruments Incorporated

Submit Documentation Feedback

3

Product Folder Link(s): TPD4S1394