ThunderLAN

™ TNETE100PM

PCI ETHERNET

™ CONTROLLER WITH POWER MANAGEMENT

SINGLE-CHIP 10 BASE-T WITH MII FOR 100 BASE-T/100VG-AnyLAN

SPWS026 – OCTOBER 1996

1

POST OFFICE BOX 1443

Peripheral Component Interconnect (PCI)

Local Bus

– Compliant With PCI Local-Bus

Specification (Revision 2.1)

– 0-MHz to 33-MHz Operation

– 3-V or 5-V I/O Operation

– Adaptive Performance Optimization

™

(APO) by Texas Instruments (TI

™) for

Highest Available PCI Bandwidth

– High-Performance Bus Master

Architecture With Byte-Aligning Direct

Memory Access (DMA) Controller for

Low Host CPU and Bus Utilization

– Plug-and-Play Compatible

– Time-Division Multiplexed Static

Random-Access Memory (SRAM)

– 2-Gbps Internal Bandwidth

ThunderLAN

™ Components

– Independent Transmit and Receive

Channels

– Two Transmit Channels for Demand

Priority

Driver Suite Optimized Shared Interrupts

Structure (CIS) Pointer Register

Design and Autoconfiguration

Management-Information Base (MIB)

Compatible

Attachment Unit Interface (AUI) Physical

Layer Interface

– Single-Chip IEEE 802.3 and Blue Book

Ethernet-Compliant Solution

– DSP-Based Digital Phase-Locked Loop

– Smart Squelch Allows for Transparent

Link Testing

– Transmission Waveshaping

– Autopolarity (Reverse Polarity

Correction)

– External/Internal Loopback Including

Twisted Pair and AUI

– 10 Base-2 Supported Through AUI

Interface

Connecting 100-Mbps External

Transceivers

– Compliant MII for IEEE 802.3u

Transceivers

– Supports 100 Base-TX, 100 Base-T4,

100 Base-FX

– Super Set Supports IEEE 802.12

Transceivers

– Supports Ethernet and Token-Ring

Framing Formats for 100VG-AnyLAN

– Link-Pulse Detection for Determining

Wire Rate

Compatible

– PCI Specification Compatible for Low

Power / Sleep Mode

– Advanced Configuration and Power

Interface (ACPI)

(JTAG)

Flat Packages (PCM and PGE)

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

ADVANCE INFORMATION concerns new products in the sampling or

preproduction phase of development. Characteristic data and other

specifications are subject to change without notice.

Copyright

© 1996, Texas Instruments Incorporated

† The PCI Local-Bus Specification, Revision 2.1 should be used as a reference with this document.

‡ IEEE Standard 1149.1–1990, IEEE Standard Test-Access Port and Boundary-Scan Architecture

Ethernet is a registered trademark of Xerox Corporation.

Magic Packet is a trademark of Advanced Micro Devices (AMD).

Microsoft is a registered trademark of Microsoft Corp.

ThunderLAN, Adaptive Performance Optimization, and TI are trademarks of Texas Instruments Incorporated.