Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

WM8768GEDS/V Datasheet(PDF) 31 Page - Wolfson Microelectronics plc

Part # WM8768GEDS/V
Description  24-bit, 192kHz 8-Channel DAC
PDF  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8768GEDS/V Datasheet(HTML) 31 Page - Wolfson Microelectronics plc

Back Button WM8768GEDS/V Datasheet HTML 27Page - Wolfson Microelectronics plc WM8768GEDS/V Datasheet HTML 28Page - Wolfson Microelectronics plc WM8768GEDS/V Datasheet HTML 29Page - Wolfson Microelectronics plc WM8768GEDS/V Datasheet HTML 30Page - Wolfson Microelectronics plc WM8768GEDS/V Datasheet HTML 31Page - Wolfson Microelectronics plc WM8768GEDS/V Datasheet HTML 32Page - Wolfson Microelectronics plc WM8768GEDS/V Datasheet HTML 33Page - Wolfson Microelectronics plc WM8768GEDS/V Datasheet HTML 34Page - Wolfson Microelectronics plc WM8768GEDS/V Datasheet HTML 35Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 38 page
background image
Production Data
WM8768
w
PD Rev 4.3 July 2010
31
DAC DIGITAL VOLUME CONTROL
The DAC volume may also be adjusted in the digital domain using independent digital attenuation
control registers
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
0000000
Digital
Attenuation
DACL1
7:0
LDA1[7:0]
11111111
(0dB)
Digital Attenuation data for Left channel DACL1 in 0.5dB steps. See
Table 16
8
UPDATE
Not latched
Controls simultaneous update of all Attenuation Latches
0: Store LDA1 in intermediate latch (no change to output)
1: Store LDA1 and update attenuation on all channels
0000001
Digital
Attenuation
DACR1
7:0
RDA1[6:0]
11111111
(0dB)
Digital Attenuation data for Right channel DACR1 in 0.5dB steps.
See Table 16
8
UPDATE
Not latched
Controls simultaneous update of all Attenuation Latches
0: Store RDA1 in intermediate latch (no change to output)
1: Store RDA1 and update attenuation on all channels.
0000100
Digital
Attenuation
DACL2
7:0
LDA2[7:0]
11111111
(0dB)
Digital Attenuation data for Left channel DACL2 in 0.5dB steps. See
Table 16
8
UPDATE
Not latched
Controls simultaneous update of all Attenuation Latches
0: Store LDA2 in intermediate latch (no change to output)
1: Store LDA2 and update attenuation on all channels.
0000101
Digital
Attenuation
DACR2
7:0
RDA2[7:0]
11111111
(0dB)
Digital Attenuation data for Right channel DACR2 in 0.5dB steps.
See Table 16
8
UPDATE
Not latched
Controls simultaneous update of all Attenuation Latches
0: Store RDA2 in intermediate latch (no change to output)
1: Store RDA2 and update attenuation on all channels.
0000110
Digital
Attenuation
DACL3
7:0
LDA3[7:0]
11111111
(0dB)
Digital Attenuation data for Left channel DACL3 in 0.5dB steps. See
Table 16
8
UPDATE
Not latched
Controls simultaneous update of all Attenuation Latches
0: Store LDA3 in intermediate latch (no change to output)
1: Store LDA3 and update attenuation on all channels.
0000111
Digital
Attenuation
DACR3
7:0
RDA3[7:0]
11111111
(0dB)
Digital Attenuation data for Right channel DACR3 in 0.5dB steps.
See Table 16
8
UPDATE
Not latched
Controls simultaneous update of all Attenuation Latches
0: Store RDA3 in intermediate latch (no change to output)
1: Store RDA3 and update attenuation on all channels.
0001101
Digital
Attenuation
DACL4
7:0
LDA3[7:0]
11111111
(0dB)
Digital Attenuation data for Left channel DACL4 in 0.5dB steps. See
Table 16
8
UPDATE
Not latched
Controls simultaneous update of all Attenuation Latches
0: Store LDA4 in intermediate latch (no change to output)
1: Store LDA4 and update attenuation on all channels.
0001110
Digital
Attenuation
DACR4
7:0
RDA3[7:0]
11111111
(0dB)
Digital Attenuation data for Right channel DACR4 in 0.5dB steps.
See Table 16
8
UPDATE
Not latched
Controls simultaneous update of all Attenuation Latches
0: Store RDA4 in intermediate latch (no change to output)
1: Store RDA4 and update attenuation on all channels.
0001000
Master
Digital
Attenuation
(all channels)
7:0
MASTDA
[7:0]
11111111
(0dB)
Digital Attenuation data for all DAC channels in 0.5dB steps. See
Table 16
8
UPDATE
Not latched
Controls simultaneous update of all Attenuation Latches
0: Store gain in intermediate latch (no change to output)
1: Store gain and update attenuation on all channels.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com