Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PXS30 Datasheet(PDF) 89 Page - Freescale Semiconductor, Inc

Part # PXS30
Description  PXS30 Microcontroller
PDF  139 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

PXS30 Datasheet(HTML) 89 Page - Freescale Semiconductor, Inc

Back Button PXS30 Datasheet HTML 85Page - Freescale Semiconductor, Inc PXS30 Datasheet HTML 86Page - Freescale Semiconductor, Inc PXS30 Datasheet HTML 87Page - Freescale Semiconductor, Inc PXS30 Datasheet HTML 88Page - Freescale Semiconductor, Inc PXS30 Datasheet HTML 89Page - Freescale Semiconductor, Inc PXS30 Datasheet HTML 90Page - Freescale Semiconductor, Inc PXS30 Datasheet HTML 91Page - Freescale Semiconductor, Inc PXS30 Datasheet HTML 92Page - Freescale Semiconductor, Inc PXS30 Datasheet HTML 93Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 89 / 139 page
background image
Electrical characteristics
PXS30 Microcontroller Data Sheet, Rev. 1
Preliminary—Subject to Change Without Notice
Freescale Semiconductor
89
3.16
SRAM memory electrical characteristics
3.16.1
Read access timing
3.16.2
Write access timing
3.17
GP pads specifications
This section specifies the electrical characteristics of the GP pads. Please refer to the tables in Section 2.2,
Pin descriptions,” for a cross reference between package pins and pad types.
3.17.1
GP pads DC specifications
Table 34 gives the DC electrical characteristics at 3.3 V (3.0 V < VDD_HV_IO < 3.6 V).
Table 31. Data flash write access timing
No.
Symbol
Parameter
Condition
Value
Unit
Max
2fWRITE
CC Maximum frequency for Flash writing
(system clock frequency SYS_CLK)
TBD
90
MHz
3
TBD
60
MHz
Table 32. System SRAM memory read access timing
No.
Symbol
Parameter
Condition
Value
Unit
Max
2sREAD
CC Maximum frequency for system SRAM
reading (system clock frequency
SYS_CLK)
1 wait state
90
MHz
3
1 wait state
60
MHz
Table 33. System SRAM memory write access timing
No.
Symbol
Parameter
Condition
Value
Unit
Max
2sWRITE
CC Maximum frequency for system SRAM
writing (system clock frequency
SYS_CLK)
TBD
90
MHz
3
TBD
60
MHz



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com