41594B datasheet(298/372 Pages) MICROCHIP

298 / 372 page

PIC12LF1840T48A

DS41594B-page 298

Preliminary

 2011-2012 Microchip Technology Inc.

TABLE 27-3:

SUMMARY OF REGISTERS ASSOCIATED WITH CAPACITIVE SENSING

CPSCON1: CAPACITIVE SENSING CONTROL REGISTER 1

U-0

R/W-0/0

—

CPSCH<1:0>

bit 7

bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as ‘0’

u = Bit is unchanged

x = Bit is unknown

-n/n = Value at POR and BOR/Value at all other Resets

‘1’ = Bit is set

‘0’ = Bit is cleared

bit 7-2

Unimplemented: Read as ‘0’

bit 1-0

CPSCH<1:0>: Capacitive Sensing Channel Select bits

If CPSON = 0:

These bits are ignored. No channel is selected.

If CPSON = 1:

00 = channel 0, (CPS0)

01 = channel 1, (CPS1)

10 = channel 2, (CPS2)

11 = channel 3, (CPS3)

Name

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

on Page

ANSELA

—

—ANSA4

—

ANSA2

ANSA1

ANSA0

114

CPSCON0

CPSON

CPSRM

—

CPSRNG1 CPSRNG0

CPSOUT

T0XCS

297

CPSCON1

—

CPSCH1

CPSCH0

298

INTCON

GIE

PEIE

TMR0IE

INTE

IOCIE

TMR0IF

INTF

IOCIF

OPTION_REG

WPUEN

INTEDG

TMR0CS

TMR0SE

PSA

PS2

PS1

PS0

159

T1CON

TMR1CS1 TMR1CS0

T1CKPS1

T1CKPS0 T1OSCEN

T1SYNC

—TMR1ON

169

TRISA

—

TRISA5

TRISA4

TRISA3

TRISA2

TRISA1

TRISA0

113

Legend: — = Unimplemented locations, read as ‘0’. Shaded cells are not used by the CPS module.

41594B Datasheet(PDF) 298 Page - Microchip Technology

41594B Datasheet(HTML) 298 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL