Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ADMC330BST Datasheet(PDF) 16 Page - Analog Devices

Part # ADMC330BST
Description  Single Chip DSP Motor Controller
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADMC330BST Datasheet(HTML) 16 Page - Analog Devices

Back Button ADMC330BST Datasheet HTML 12Page - Analog Devices ADMC330BST Datasheet HTML 13Page - Analog Devices ADMC330BST Datasheet HTML 14Page - Analog Devices ADMC330BST Datasheet HTML 15Page - Analog Devices ADMC330BST Datasheet HTML 16Page - Analog Devices ADMC330BST Datasheet HTML 17Page - Analog Devices ADMC330BST Datasheet HTML 18Page - Analog Devices ADMC330BST Datasheet HTML 19Page - Analog Devices ADMC330BST Datasheet HTML 20Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 16 / 20 page
background image
ADMC330
–16–
REV. 0
00
00
00
0
0
0
00000
0
0
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
IMASK
IRQ2
SPORT0 TRANSMIT
SPORT0 RECEIVE
TIMER
IRQ0 OR SPORT1 RECEIVE
IRQ1 OR SPORT1 TRANSMIT
SOFTWARE 0
SOFTWARE 1
1 = ENABLE, 0 = DISABLE
0
43
2
1
0
ICNTL
IRQ0 SENSITIVITY
IRQ1 SENSITIVITY
IRQ2 SENSITIVITY
1 = EDGE
0 = LEVEL
INTERRUPT NESTING
1 = ENABLE, 0 = DISABLE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
IFC
0000
00
0
0
0
000000
0
IRQ2
SPORT0 TRANSMIT
SPORT0 RECEIVE
SOFTWARE 1
SOFTWARE 0
SPORT1 TRANSMIT OR
IRQ1
SPORT1 RECEIVE OR
IRQ0
TIMER
TIMER
SPORT1 RECEIVE OR
IRQ0
SPORT1 TRANSMIT OR
IRQ1
SOFTWARE 0
SOFTWARE 1
SPORT0 RECEIVE
SPORT0 TRANSMIT
IRQ2
INTERRUPT CLEAR
INTERRUPT FORCE
Figure 11. Interrupt Registers
SYSTEM CONTROLLER OVERVIEW
The System Controller has a number of functions:
1. It decodes the DSP address bus and selects the appropriate
peripheral registers.
2. It controls the ADC multiplexer select lines.
3. It can enable
PWMTRIP and PWMSYNC interrupts.
4. It controls the SPORT0 multiplexer select lines.
5. It resets the peripherals and control registers on hardware,
software or watchdog initiated resets.
6. It handles interrupts generated by the peripherals and
generates a DSP core interrupt signal
IRQ1 (IRQ2).
7. It can be used to control the peripheral test modes.
DSP INTERFACE AND MEMORY MAP
All data transferred between the DSP core and the peripherals is
controlled by the System Controller.
The peripheral registers, with the exception of the ADC read
registers, are right justified, i.e., the LSB of each register is
connected to the LSB of the 16-bit DSP DM data bus DSPD
[15:0]. Any unused MSBs are connected to zeros. The ADMC
peripheral registers are memory mapped to 32 words on the
DSP address space, starting at DSP memory location 0x2000:
1. ADC read registers (0–3)
2. PIO Registers (4–7)
3. PWM Set-Up Registers (8–11)
4. PWM Data Registers (12–15)
5. AUX PWM Data Registers (16, 17)
6. System Registers (21–24)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com