 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
2184 Datasheet(PDF) 15 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
2184 Datasheet(HTML) 15 Page - Analog Devices |
|
|
15 / 31 page  ADSP-2184 –15– REV. 0 TIMING PARAMETERS Parameter Min Max Unit Clock Signals and Reset Timing Requirements: tCKI CLKIN Period 50 150 ns tCKIL CLKIN Width Low 20 ns tCKIH CLKIN Width High 20 ns Switching Characteristics: tCKL CLKOUT Width Low 0.5 tCK – 7 ns tCKH CLKOUT Width High 0.5 tCK – 7 ns tCKOH CLKIN High to CLKOUT High 0 20 ns Control Signals Timing Requirements: tRSP RESET Width Low1 5 tCK ns tMS Mode Setup before RESET High 2 ns tMH Mode Setup after RESET High 5 ns NOTES 1Applies after power-up sequence is complete. Internal phase lock loop requires no more than 2000 CLKIN cycles assuming stable CLKIN (not including crystal oscillator start-up time). tCKOH tCKI tCKIH tCKIL tCKH tCKL tMH tMS CLKIN CLKOUT PF(2:0) * RESET *PF2 IS MODE C, PF1 IS MODE B, PF0 IS MODE A Figure 9. Clock Signals |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
