ADV7175A datasheet(28/52 Pages) AD

28 / 52 page

ADV7175A/ADV7176A

–28–

REV. B

APPENDIX 1

BOARD DESIGN AND LAYOUT CONSIDERATIONS

The ADV7175A/ADV7176A is a highly integrated circuit contain-

ing both precision analog and high speed digital circuitry. It has

been designed to minimize interference effects on the integrity

of the analog circuitry by the high speed digital circuitry. It is

imperative that these same design and layout techniques be

applied to the system level design so that high speed, accurate

performance is achieved. The “Recommended Analog Circuit

Layout” shows the analog interface between the device and

monitor.

The layout should be optimized for lowest noise on the ADV7175A/

ADV7176A power and ground lines by shielding the digital

inputs and providing good decoupling. The lead length between

groups of VAA and GND pins should by minimized to minimize

inductive ringing.

Ground Planes

The ground plane should encompass all ADV7175A/ADV7176A

ground pins, voltage reference circuitry, power supply bypass

circuitry for the ADV7175A/ADV7176A, the analog output traces,

and all the digital signal traces leading up to the ADV7175A/

ADV7176A. The ground plane is the board’s common ground

plane.

This should be as substantial as possible to maximize heat

spreading and power dissipation on the board.

Power Planes

The ADV7175A/ADV7176A and any associated analog circuitry

should have its own power plane, referred to as the analog

power plane (VAA). This power plane should be connected to

the regular PCB power plane (VCC) at a single point through a

ferrite bead. This bead should be located within three inches of

the ADV7175A/ADV7176A.

The metallization gap separating device power plane and board

power plane should be as narrow as possible to minimize the

obstruction to the flow of heat from the device into the general

board.

The PCB power plane should provide power to all digital logic

on the PC board, and the analog power plane should provide

power to all ADV7175A/ADV7176A power pins and voltage

reference circuitry.

Plane-to-plane noise coupling can be reduced by ensuring that

portions of the regular PCB power and ground planes do not

overlay portions of the analog power plane unless they can be

arranged so that the plane-to-plane noise is common-mode.

Supply Decoupling

For optimum performance, bypass capacitors should be in-

stalled using the shortest leads possible, consistent with reliable

operation, to reduce the lead inductance. Best performance is

obtained with 0.1

µF ceramic capacitor decoupling. Each

group of VAA pins on the ADV7175A/ADV7176A must have at

least one 0.1

µF decoupling capacitor to GND. These capaci-

tors should be placed as close to the device as possible.

It is important to note that while the ADV7175A/ADV7176A

contains circuitry to reject power supply noise, this rejection

decreases with frequency. If a high frequency switching power

supply is used, the designer should pay close attention to reduc-

ing power supply noise and consider using a three terminal voltage

regulator for supplying power to the analog power plane.

Digital Signal Interconnect

The digital inputs to the ADV7175A/ADV7176A should be

isolated as much as possible from the analog outputs and other

analog circuitry. Also, these input signals should not overlay

the analog power plane.

Due to the high clock rates involved, long clock lines to the

ADV7175A/ADV7176A should be avoided to reduce noise

pickup.

Any active termination resistors for the digital inputs should be

connected to the regular PCB power plane (VCC) and not the

analog power plane.

Analog Signal Interconnect

The ADV7175A/ADV7176A should be located as close to the

output connectors as possible to minimize noise pickup and

reflections due to impedance mismatch.

The video output signals should overlay the ground plane, not

the analog power plane, to maximize the high frequency power

supply rejection.

Digital inputs, especially pixel data inputs and clocking signals,

should never overlay any of the analog signal circuitry and

should be kept as far away as possible.

For best performance, the outputs should each have a 75

Ω

load resistor connected to GND. These resistors should be

placed as close as possible to the ADV7175A/ADV7176A as to

minimize reflections.

The ADV7175A/ADV7176A should have no inputs left float-

ing. Any inputs that are not required should be tied to ground.

ADV7175A Datasheet(PDF) 28 Page - Analog Devices

ADV7175A Datasheet(HTML) 28 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

Datasheet Download

Link URL