74ABT16652CSSC datasheet(2/9 Pages) FAIRCHILD

2 / 9 page

www.fairchildsemi.com

Functional Description

In the transceiver mode, data present at the HIGH imped-

ance port may be stored in either the A or B register or

both.

The select (SABn, SBAn) controls can multiplex stored and

real-time.

The examples in

Figure 1 demonstrate the four fundamen-

tal bus-management functions that can be performed with

the ABT16652.

Data on the A or B data bus, or both can be stored in the

internal D flip-flop by LOW to HIGH transitions at the

appropriate Clock Inputs (CPABn, CPBAn) regardless of

the Select or Output Enable Inputs. When SAB and SBA

are in the real time transfer mode, it is also possible to

store data without using the internal D flip-flops by simulta-

neously enabling OEABn and OEBAn. In this configuration

each Output reinforces its Input. Thus when all other data

sources to the two sets of bus lines are in a HIGH imped-

ance state, each set of bus lines will remain at its last state.

Note A: Real-Time

Transfer Bus B to Bus A

Note B: Real-Time

Transfer Bus A to Bus B

Note C: Storage

Note D: Transfer Storage

Data to A or B

FIGURE 1.

OEAB

OEBA

CPAB

CPBA

SAB

SBA

OEAB

OEBA

CPAB

CPBA

SAB

SBA

OEAB

OEBA

CPAB

CPBA

SAB

SBA

OEAB

OEBA

CPAB1 CPBA

SAB

SBA

H or L

74ABT16652CSSC Datasheet(PDF) 2 Page - Fairchild Semiconductor

74ABT16652CSSC Datasheet(HTML) 2 Page - Fairchild Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9

Datasheet Download

Link URL