Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

PIC16LC712 Datasheet(PDF) 48 Page - Microchip Technology

Part # PIC16LC712
Description  8-Bit CMOS Microcontrollers with A/D Converter and Capture/Compare/PWM
PDF  106 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC16LC712 Datasheet(HTML) 48 Page - Microchip Technology

Back Button PIC16LC712 Datasheet HTML 44Page - Microchip Technology PIC16LC712 Datasheet HTML 45Page - Microchip Technology PIC16LC712 Datasheet HTML 46Page - Microchip Technology PIC16LC712 Datasheet HTML 47Page - Microchip Technology PIC16LC712 Datasheet HTML 48Page - Microchip Technology PIC16LC712 Datasheet HTML 49Page - Microchip Technology PIC16LC712 Datasheet HTML 50Page - Microchip Technology PIC16LC712 Datasheet HTML 51Page - Microchip Technology PIC16LC712 Datasheet HTML 52Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 48 / 106 page
background image
PIC16C712/716
DS41106C-page 48
 1999-2013 Microchip Technology Inc.
8.1
A/D Acquisition Requirements
For the A/D converter to meet its specified accuracy,
the Charge Holding capacitor (CHOLD) must be allowed
to fully charge to the input channel voltage level. The
analog input model is shown in Figure 8-4. The source
impedance (RS) and the internal sampling switch (RSS)
impedance directly affect the time required to charge
the capacitor CHOLD. The sampling switch (RSS)
impedance varies over the device voltage (VDD). The
source impedance affects the offset voltage at the
analog input (due to pin leakage current). The
maximum recommended impedance for analog
sources is 10 k
. After the analog input channel is
selected (changed) this acquisition must be done
before the conversion can be started.
To calculate the minimum acquisition time, TACQ, see
the PIC® Mid-Range Reference Manual, (DS33023).
This equation calculates the acquisition time to within
1/2 LSb error (512 steps for the A/D). The 1/2 LSb error
is the maximum error allowed for the A/D to meet its
specified accuracy.
FIGURE 8-4:
ANALOG INPUT MODEL
Note:
When the conversion is started, the hold-
ing capacitor is disconnected from the
input pin.
CPIN
VA
Rs
ANx
5 pF
VDD
VT = 0.6V
VT = 0.6V
I leakage
RIC
 1k
Sampling
Switch
SS
RSS
CHOLD
= DAC capacitance
VSS
6V
Sampling Switch
5V
4V
3V
2V
567 8 9 10 11
(k
)
VDD
= 51.2 pF
 500 nA
Legend: CPIN
VT
I leakage
RIC
SS
CHOLD
= input capacitance
= threshold voltage
= leakage current at the pin due to
= interconnect resistance
= sampling switch
= sample/hold capacitance (from DAC)
various junctions



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com