STM32F303VCT6 datasheet(93/132 Pages) STMICROELECTRONICS

93 / 132 page

DocID023353 Rev 6

93/132

STM32F302xx/STM32F303xx

Electrical characteristics

117

Figure 24. Recommended NRST pin protection

1. The reset network protects the device against parasitic resets.

2. The user must ensure that the level on the NRST pin can go below the VIL(NRST) max level specified in

Table 55. Otherwise the reset will not be taken into account by the device.

6.3.16

Timer characteristics

The parameters given in Table 56 are guaranteed by design.

Refer to Section 6.3.14: I/O port characteristics for details on the input/output alternate

function characteristics (output compare, input capture, external clock, PWM output).

Table 56. TIMx(1)(2) characteristics

1. TIMx is used as a general term to refer to the TIM1, TIM2, TIM3, TIM4, TIM8, TIM15, TIM16 and TIM17

timers.

2. Guaranteed by design, not tested in production.

Symbol

Parameter

Conditions

Min

Max

Unit

tres(TIM)

Timer resolution time

tTIMxCLK

fTIMxCLK = 72 MHz

(except TIM1/8)

13.9

fTIMxCLK = 144 MHz,

x= 1.8

6.95

fEXT

Timer external clock

frequency on CH1 to CH4

fTIMxCLK/2

MHz

fTIMxCLK = 72 MHz

MHz

ResTIM

Timer resolution

TIMx (except TIM2)

bit

TIM2

tCOUNTER 16-bit counter clock period

65536

tTIMxCLK

fTIMxCLK = 72 MHz

(except TIM1/8)

0.0139

910

µs

fTIMxCLK = 144 MHz,

x= 1.8

0.0069

455

µs

tMAX_COUNT

Maximum possible count

with 32-bit counter

65536 × 65536 tTIMxCLK

fTIMxCLK = 72 MHz

59.65

fTIMxCLK = 144 MHz,

x= 1.8

29.825

STM32F303VCT6 Datasheet(PDF) 93 Page - STMicroelectronics

STM32F303VCT6 Datasheet(HTML) 93 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL