Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

DSPIC33FJ32GP302TH/SP Datasheet(PDF) 83 Page - Microchip Technology

Part # DSPIC33FJ32GP302TH/SP
Description  High-Performance, 16-bit Digital Signal Controllers
PDF  403 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

DSPIC33FJ32GP302TH/SP Datasheet(HTML) 83 Page - Microchip Technology

Back Button DSPIC33FJ32GP302TH/SP Datasheet HTML 79Page - Microchip Technology DSPIC33FJ32GP302TH/SP Datasheet HTML 80Page - Microchip Technology DSPIC33FJ32GP302TH/SP Datasheet HTML 81Page - Microchip Technology DSPIC33FJ32GP302TH/SP Datasheet HTML 82Page - Microchip Technology DSPIC33FJ32GP302TH/SP Datasheet HTML 83Page - Microchip Technology DSPIC33FJ32GP302TH/SP Datasheet HTML 84Page - Microchip Technology DSPIC33FJ32GP302TH/SP Datasheet HTML 85Page - Microchip Technology DSPIC33FJ32GP302TH/SP Datasheet HTML 86Page - Microchip Technology DSPIC33FJ32GP302TH/SP Datasheet HTML 87Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 83 / 403 page
background image
 2009 Microchip Technology Inc.
Preliminary
DS70292D-page 83
dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04
FIGURE 6-2:
SYSTEM RESET TIMING
Reset
Run
Device Status
VDD
VPOR
Vbor
VBOR
POR Reset
BOR Reset
SYSRST
TPWRT
TPOR
TBOR
Oscillator Clock
TOSCD
TOST
TLOCK
Time
FSCM
TFSCM
1
2
3
4
5
6
Note 1:
POR Reset: A POR circuit holds the device in Reset when the power supply is turned on. The POR circuit is
active until VDD crosses the VPOR threshold and the delay TPOR has elapsed.
2:
BOR Reset: The on-chip voltage regulator has a BOR circuit that keeps the device in Reset until VDD crosses
the VBOR threshold and the delay TBOR has elapsed. The delay TBOR ensures the voltage regulator output
becomes stable.
3:
PWRT Timer: The programmable power-up timer continues to hold the processor in Reset for a specific
period of time (TPWRT) after a BOR. The delay TPWRT ensures that the system power supplies have stabilized
at the appropriate level for full-speed operation. After the delay TPWRT has elapsed, the SYSRST becomes
inactive, which in turn enables the selected oscillator to start generating clock cycles.
4:
Oscillator Delay: The total delay for the clock to be ready for various clock source selections are given in
Table 6-1. Refer to Section 9.0 “Oscillator Configuration” for more information.
5:
When the oscillator clock is ready, the processor begins execution from location 0x000000. The user
application programs a GOTO instruction at the reset address, which redirects program execution to the
appropriate start-up routine.
6:
The Fail-safe clock monitor (FSCM), if enabled, begins to monitor the system clock when the system clock is
ready and the delay TFSCM elapsed.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com