Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

FG484 Datasheet(PDF) 119 Page - Microsemi Corporation

Part # FG484
Description  Military ProASIC3/EL Low Power Flash FPGAs with Flash*Freeze Technology
PDF  212 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROSEMI [Microsemi Corporation]
Direct Link  http://www.microsemi.com
Logo MICROSEMI - Microsemi Corporation

FG484 Datasheet(HTML) 119 Page - Microsemi Corporation

Back Button FG484 Datasheet HTML 115Page - Microsemi Corporation FG484 Datasheet HTML 116Page - Microsemi Corporation FG484 Datasheet HTML 117Page - Microsemi Corporation FG484 Datasheet HTML 118Page - Microsemi Corporation FG484 Datasheet HTML 119Page - Microsemi Corporation FG484 Datasheet HTML 120Page - Microsemi Corporation FG484 Datasheet HTML 121Page - Microsemi Corporation FG484 Datasheet HTML 122Page - Microsemi Corporation FG484 Datasheet HTML 123Page - Microsemi Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 119 / 212 page
background image
Military ProASIC3/EL Low Power Flash FPGAs
Revision 3
2-105
Table 2-179 • Output Enable Register Propagation Delays
Military-Case Conditions: TJ = 125°C, Worst-Case VCC = 1.425 V for A3P250 and A3P1000
Parameter
Description
–1
Std. Units
tOECLKQ
Clock-to-Q of the Output Enable Register
0.54 0.63
ns
tOESUD
Data Setup Time for the Output Enable Register
0.38 0.44
ns
tOEHD
Data Hold Time for the Output Enable Register
0.00 0.00
ns
tOESUE
Enable Setup Time for the Output Enable Register
0.52 0.62
ns
tOEHE
Enable Hold Time for the Output Enable Register
0.00 0.00
ns
tOECLR2Q
Asynchronous Clear-to-Q of the Output Enable Register
0.80 0.94
ns
tOEPRE2Q
Asynchronous Preset-to-Q of the Output Enable Register
0.80 0.94
ns
tOEREMCLR Asynchronous Clear Removal Time for the Output Enable Register
0.00 0.00
ns
tOERECCLR
Asynchronous Clear Recovery Time for the Output Enable Register
0.27 0.31
ns
tOEREMPRE Asynchronous Preset Removal Time for the Output Enable Register
0.00 0.00
ns
tOERECPRE Asynchronous Preset Recovery Time for the Output Enable Register
0.27 0.31
ns
tOEWCLR
Asynchronous Clear Minimum Pulse Width for the Output Enable Register
0.25 0.30
ns
tOEWPRE
Asynchronous Preset Minimum Pulse Width for the Output Enable Register
0.25 0.30
ns
tOECKMPWH Clock Minimum Pulse Width HIGH for the Output Enable Register
0.41 0.48
ns
tOECKMPWL Clock Minimum Pulse Width LOW for the Output Enable Register
0.37 0.43
ns
Note:
For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-8 for derating values.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com