DM3725CBC datasheet(137/280 Pages) TI

137 / 280 page

SWPS038-009

sys_32k

CK0

CK1

SWPS038-010

sys_altclk

ALT0

ALT1

DM3730, DM3725

www.ti.com

SPRS685D

– AUGUST 2010 – REVISED JULY 2011

(1) In this table, the transition times are calculated for 10%-90% of VDDS. For more information on the corresponding VDDS power supply

name, please see the Ball Characteristics table corresponding to your package. The POWER column defines the VDDS power supply

for each ball.

Figure 4-4. sys_32k Input Clock

4.1.5

sys_altclk CMOS Input Clock

Table 4-8 summarizes the electrical characteristics of the sys_altclk input clock.

Table 4-8. sys_altclk Input Clock Electrical Characteristics

NAME

DESCRIPTION

MIN

TYP

MAX

UNIT

Frequency, sys_altclk

48 or 54

MHz

Input capacitance

1.6

Input resistance

106

Ω

Table 4-9 details the input requirements of the sys_altclk input clock.

Table 4-9. sys_altclk Input Clock Timing Requirements(2)

NAME

DESCRIPTION

MIN

TYP

MAX

UNIT

ALT0

1 / tc(altclk)

Frequency, sys_altclk

48 or 54

MHz

ALT1

tw(altclk)

Pulse duration, sys_altclk low or high

0.49 * tc(altclk)

0.51 * tc(altclk)

tJ(altclk)

Peak-to-peak jitter(1), sys_altclk

-1%

tR(altclk)

Rise time, sys_altclk

tF(altclk)

Fall time, sys_altclk

tJ(altclk)

Frequency stability, sys_altclk

ppm

(1) Peak-to-peak jitter is meant here as follows:

–

The maximum value is the difference between the longest measured clock period and the expected clock period

–

The minimum value is the difference between the shortest measured clock period and the expected clock period Maximum and

minimum are obtained on a statistical population of 300 period samples and expressed relative to the expected clock period

(2) In this table, the transition times are calculated for 10%-90% of VDDS. For more information on the corresponding VDDS power supply

name, please see the Ball Characteristics table corresponding to your package. The POWER column defines the VDDS power supply

for each ball.

Figure 4-5. sys_altclk Input Clock

Clock Specifications

137

Submit Documentation Feedback

Product Folder Link(s): DM3730 DM3725

DM3725CBC Datasheet(PDF) 137 Page - Texas Instruments

DM3725CBC Datasheet(HTML) 137 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL