DM3725CBC datasheet(247/280 Pages) TI

247 / 280 page

DM3730, DM3725

www.ti.com

SPRS685D

– AUGUST 2010 – REVISED JULY 2011

Table 6-111. MMC1 Interface Switching Characteristics

—SD Identification Modes(4) (7) (continued)

NO.

PARAMETER

OPP100

OPP50

UNIT

MIN

MAX

MIN

MAX

tR(data)

Rise time, output data

tF(data)

Fall time, output data

SD5

td(CLKOH-CMD)

Delay time, mmc1_clk rising clock edge to mmc1_cmd

6.3

2492.7

6.3

2492.7

transition

MMC1 Interface (3.0-V IO)

tR(clk)

Rise time, output clock

tF(clk)

Fall time, output clock

tR(data)

Rise time, output data

tF(data)

Fall time, output data

SD5

td(CLKOH-CMD)

Delay time, mmc1_clk rising clock edge to mmc1_cmd

6.3

2492.7

6.3

2492.7

transition

(1) Related with the output clock maximum and minimum frequencies programmable in mmc module.

(2) PO = output clock period in ns

(3) The jitter probability density can be approximated by a Gaussian function.

(4) Corresponding figures showing timing parameters are common with other interface modes. (See SD, HS SD modes).

(5) The X parameter is defined as follows:

CLKD

1 or Even

0.5

Odd

(trunk[CLKD/2]+1)/CLKD

All required details about clock division factor CLKD can be found in the AM/DM37x Multimedia Device Technical Reference Manual

(literature number SPRUGN4).

(6) The Y parameter is defined as follows:

CLKD

1 or Even

0.5

Odd

(trunk[CLKD/2])/CLKD

All required details about clock division factor CLKD can be found in the AM/DM37x Multimedia Device Technical Reference Manual

(literature number SPRUGN4).

(7) See Section 4.3.4, Processor Clocks.

6.6.8.1.2 MMC1 Interface

—High-Speed SD Mode

Table 6-113 and Table 6-114 assume testing over the recommended operating conditions and electrical

characteristic conditions below (see Figure 6-65 and Figure 6-66).

Table 6-112. MMC1 Interface Timing Conditions

—High-Speed SD Mode

TIMING CONDITION PARAMETER

VALUE

UNIT

Input Conditions

Input signal rise time

Input signal fall time

Output Condition

CLOAD

Output load capacitance(1)

(1) Buffer strength configuration: SPEEDCTRL = 1.

Timing Requirements and Switching Characteristics

247

Submit Documentation Feedback

Product Folder Link(s): DM3730 DM3725

DM3725CBC Datasheet(PDF) 247 Page - Texas Instruments

DM3725CBC Datasheet(HTML) 247 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL