Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CS43122 Datasheet(PDF) 9 Page - Cirrus Logic

Part # CS43122
Description  122dB, 24-Bit, 192kHz DAC for Digital Audio
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS43122 Datasheet(HTML) 9 Page - Cirrus Logic

Back Button CS43122 Datasheet HTML 5Page - Cirrus Logic CS43122 Datasheet HTML 6Page - Cirrus Logic CS43122 Datasheet HTML 7Page - Cirrus Logic CS43122 Datasheet HTML 8Page - Cirrus Logic CS43122 Datasheet HTML 9Page - Cirrus Logic CS43122 Datasheet HTML 10Page - Cirrus Logic CS43122 Datasheet HTML 11Page - Cirrus Logic CS43122 Datasheet HTML 12Page - Cirrus Logic CS43122 Datasheet HTML 13Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 28 page
background image
CS43122
9
SWITCHING CHARACTERISTICS (T
A= -10 to 70° C; Logic 0 = AGND = DGND; Logic
1 = VD = 5.25 to 3.0 Volts; CL =20pF)
Parameter
Symbol
Min
Typ
Max
Unit
Input Sample Rate
(Operational Mode 0)
(Operational Mode 1)
(Operational Mode 2)
Fs
Fs
Fs
16
45
95
-
-
-
55
105
200
kHz
kHz
kHz
LRCK Duty Cycle
45
50
55
%
MCLK Frequency
(Operational Mode 0, 256 Fs)
(Operational Mode 1, 128 Fs)
(Operational Mode 2, 64 Fs)
4.096
-
14.08
MHz
MCLK Frequency
(Operational Mode 0, 384 Fs)
(Operational Mode 1, 192 Fs)
(Operational Mode 2, 96 Fs)
6.144
-
21.12
MHz
MCLK Frequency
(Operational Mode 0, 512 Fs)
(Operational Mode 1, 256 Fs)
(Operational Mode 2 , 128 Fs)
8.192
-
28.16
MHz
MCLK Frequency
(Operational Mode 0, 768 Fs)
(Operational Mode 1, 384 Fs)
(Operational Mode 2 , 192 Fs)
12.288
-
42.24
MHz
MCLK Duty Cycle
40
50
60
%
SCLK Frequency
(Operational
Mode 0)
(Operational Mode 1)
(Operational Mode 2)
-
-
-
-
-
-
256×Fs
128×Fs
64×Fs
Hz
Hz
Hz
SCLK rising to LRCK edge delay
tslrd
20
-
-
ns
SCLK rising to LRCK edge setup time
tslrs
20
-
-
ns
SDATA valid to SCLK rising setup time
tsdlrs
20
-
-
ns
SCLK rising to SDATA hold time
tsdh
20
-
-
ns
sclkh
t
slrs
t
slrd
t
sdlrs
t
sdh
t
sclkl
t
SDATA
SCLK
LRCK
Figure 1. Serial Audio Input Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com